




HARRIS
SEMICONDUCTOR

HARRIS · RCA · GE · INTERSIL

DATA BOOK

RCA High-Speed CMOS Logic ICs



54/74HC AND 54/74HCT SERIES

RCA High-Speed CMOS Logic Integrated Circuits

The RCA HC/HCT series of high-speed CMOS logic integrated circuits include an extensive line of products that are pin compatible with many existing bipolar 54/74 LSTTL and CMOS 4000 series of digital logic types. The new HC/HCT series IC's provide high-speed CMOS replacements for the most popular LSTTL devices in existing designs and also offer low-power all-CMOS designs for new digital systems. Key family features of the RCA HC/HCT types include:

- Speeds equivalent to LSTTL types with typical gate delays of 8 ns.
- Fanout to 10 74 LSTTL loads; 15 loads using Bus Driver 54/74 types.
- Operating frequencies equivalent to LSTTL types, typically 50 MHz.
- The high voltage noise immunity characteristic of CMOS, typically 45 percent of V_{cc} , a two to three times improvement over LSTTL. (HC-Series types.)
- Wide range of power supply operating voltages, 2 to 6 volts.
- CMOS low static power consumption, typically less than 1 microwatt.

With the broad line of CMOS MSI function types currently available, together with performance offered by the RCA HC/HCT series of high-speed CMOS integrated circuits, the designer need not sacrifice speed for power consumption. Add the other classical advantages of CMOS, including high noise immunity and wide power supply and temperature ranges, and the decision to use high-speed CMOS logic is the choice for the 80's. This family provides for the design of more cost-effective systems to serve high-speed market applications.

The RCA product line consists of CD54/74HC-series types, which feature CMOS input voltage level compatibility and CD54/74HCT-series types, which are input voltage level compatible with LSTTL devices. The line also includes a limited number of single-stage, unbuffered inverter types (CD54/74HCU-series) for added versatility in oscillator and amplifier applications.

A general information section defines the distinguishing characteristics of each product series and provides characteristic data and classification and selection charts.

The data pages include a description, special features, truth tables and/or timing diagrams, and significant dynamic electrical characteristics.

The data sections are followed by a Dimensional Outlines section.

Product Selectors

1

Technical Overview

2

High-Speed CMOS Macrocells

3

Technical Data

4

FCT Bus-Interface Family

5

Advanced CMOS Logic

6

Application Notes

7

Dimensional Outlines

8

**New Datasheets and Application Note
(Product Preview Types in SSD-290C)**

9

Table of Contents

	Page
Product Selectors	3
Index to Devices	4
Product Selection Guide	6
Classification Chart	9
Technical Overview	11
Family Description	12
Standardized Capacitance Power Dissipation (CPD) Test Procedure	31
Explanation of Symbols	32
Standardized Maximum Ratings and Recommended Operating Conditions	36
Static Electrical Characteristics	37
Dynamic Electrical Characteristics	39
Operating and Handling Considerations	39
Enhanced Product	42
RCA MIL-STD-883 Slash-Series IC's	42
Nomenclature Code	42
High-Speed CMOS Macrocells	43
Technical Data	47
FCT Bus-Interface Family	633
Advanced CMOS Logic	643
Application Notes	645
Dimensional Outlines	689
New Datasheets and Application Note (Product Preview Types in SSD-290C)	695

Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

The device data shown for some types are indicated as product preview or advance information/preliminary data. Product preview data are intended for engineering evaluation of product under development. The type designations and data are subject to change or withdrawal, unless otherwise arranged. Advance information/preliminary data are intended for guidance purposes in evaluating new product for equipment design. Such data are shown for types currently being designed for inclusion in our standard line of commercially available products. No obligations are assumed for notice of change of these devices. For current information on the status of product preview or advance information/preliminary data programs, please contact your local Harris sales office.

Copyright 1989 by Harris Corporation
(All rights reserved under Pan-American
Copyright Convention)

Trademark(s) ®Registered
Marca(s) Registrada(s)
Printed in USA/8-89



Product Selectors

Index to Devices

CMOS Logic		TTL Logic		Page	Description	Pins
Plastic Pkg.	CERDIP	Plastic Pkg.	CERDIP			
CD74HC00E,M	CD54HC00F	CD74HCT00E,M	CD54HCT00F	48	Quad 2-Input NAND Gate	14
CD74HC02E,M	CD54HC02F	CD74HCT02E,M	CD54HCT02F	52	Quad 2-Input NOR Gate	14
CD74HC03E,M	CD54HC03F	CD74HCT03E,M	CD54HCT03F	56	Quad 2-Input NAND Gate with Open Drain	14
CD74HC04E,M	CD54HC04F	CD74HCT04E,M	CD54HCT04F	60	Hex Inverter/Buffer	14
CD74HC08E,M	CD54HC08F	CD74HCT08E,M	CD54HCT08F	64	Quad 2-Input AND Gate	14
CD74HC10E,M	CD54HC10F	CD74HCT10E,M	CD54HCT10F	68	Triple 3-Input NAND Gate	14
CD74HC11E,M	CD54HC11F	CD74HCT11E,M	CD54HCT11F	72	Triple 3-Input AND Gate	14
CD74HC14E,M	CD54HC14F	CD74HCT14E,M	CD54HCT14F	76	Hex Inverting Schmitt Trigger	14
CD74HC20E,M	CD54HC20F	CD74HCT20E,M	CD54HCT20F	80	Dual 4-Input NAND Gate	14
CD74HC21E,M	CD54HC21F	CD74HCT21E,M	CD54HCT21F	84	Dual 4-Input AND Gate	14
CD74HC27E,M	CD54HC27F	CD74HCT27E,M	CD54HCT27F	88	Triple 3-Input NOR Gate	14
CD74HC30E,M	CD54HC30F	CD74HCT30E,M	CD54HCT30F	92	8-Input NAND Gate	14
CD74HC32E,M	CD54HC32F	CD74HCT32E,M	CD54HCT32F	96	Quad 2-Input OR Gate	14
CD74HC42E,M	CD54HC42F	CD74HCT42E,M	CD54HCT42F	100	BCD-to-Decimal Decoder (1-to-10)	16
CD74HC73E,M	CD54HC73F	CD74HCT73E,M	CD54HCT73F	104	Dual J-K Flip-Flop w/RESET	14
CD74HC74E,M	CD54HC74F	CD74HCT74E,M	CD54HCT74F	109	Dual D Flip-Flop w/SET and RESET	14
CD74HC75E,M	CD54HC75F	CD74HCT75E,M	CD54HCT75F	114	Dual 2-Bit Bistable Transparent Latch	16
CD74HC85E,M	CD54HC85F	CD74HCT85E,M	CD54HCT85F	119	4-Bit Magnitude Comparator	16
CD74HC86E,M	CD54HC86F	CD74HCT86E,M	CD54HCT86F	125	Quad 2-Input EXCLUSIVE-OR Gate	14
CD74HC93E,M	CD54HC93F	CD74HCT93E,M	CD54HCT93F	129	4-Bit Binary Ripple Counter	14
CD74HC107E,M	CD54HC107F	CD74HCT107E,M	CD54HCT107F	134	Dual J-K Flip-Flop w/RESET	14
CD74HC109E,M	CD54HC109F	CD74HCT109E,M	CD54HCT109F	139	Dual J-K Flip-Flop w/SET and RESET	16
CD74HC112E,M	CD54HC112F	CD74HCT112E,M	CD54HCT112F	144	Dual J-K Flip-Flop w/SET and RESET	16
CD74HC123E,M	CD54HC123F	CD74HCT123E,M	CD54HCT123F	149	Dual Retriggerable Monostable Multivibrator w/RESET	16
CD74HC125E,M	CD54HC125F	CD74HCT125E,M	CD54HCT125F	155	Quad 3-State Buffer	14
CD74HC126E,M	CD54HC126F	CD74HCT126E,M	CD54HCT126F	160	Quad 3-State Buffer	14
CD74HC132E,M	CD54HC132F	CD74HCT132E,M	CD54HCT132F	165	Quad 2-Input NAND Schmitt Trigger	14
CD74HC137E,M	CD54HC137F	CD74HCT137E,M	CD54HCT137F	696	3-to-8 Line Decoder w/Latch, Inverting	16
CD74HC138E,M	CD54HC138F	CD74HCT138E,M	CD54HCT138F	169	3-to-8 Line Decoder/Demultiplexer, Inverting	16
CD74HC139E,M	CD54HC139F	CD74HCT139E,M	CD54HCT139F	174	Dual 2-of-4 Line Decoder/Demultiplexer	16
CD74HC147E,M	CD54HC147F	CD74HCT147E,M	CD54HCT147F	179	10-to-4 Line-Priority Encoder	16
CD74HC151E,M	CD54HC151F	CD74HCT151E,M	CD54HCT151F	184	8-Input Multiplexer	16
CD74HC153E,M	CD54HC153F	CD74HCT153E,M	CD54HCT153F	189	Dual 4-Input Multiplexer	16
CD74HC154E,M	CD54HC154F	CD74HCT154E,M	CD54HCT154F	194	4-to-16-Line Decoder/Demultiplexer	24
CD74HC157E,M	CD54HC157F	CD74HCT157E,M	CD54HCT157F	200	Quad 2-Input Multiplexer	16
CD74HC158E,M	CD54HC158F	CD74HCT158E,M	CD54HCT158F	200	Quad 2-Input Multiplexer, Inverting	16
CD74HC160E,M	CD54HC160F	CD74HCT160E,M	CD54HCT160F	205	Synchronous BCD Decade Counter, Asynchronous Reset	16
CD74HC161E,M	CD54HC161F	CD74HCT161E,M	CD54HCT161F	205	Synchronous 4-Bit Binary Counter, Asynchronous Reset	16
CD74HC162E,M	CD54HC162F	CD74HCT162E,M	CD54HCT162F	205	Synchronous BCD Decade Counter, Synchronous Reset	16
CD74HC163E,M	CD54HC163F	CD74HCT163E,M	CD54HCT163F	205	Synchronous 4-Bit Binary Counter, Synchronous Reset	16
CD74HC164E,M	CD54HC164F	CD74HCT164E,M	CD54HCT164F	215	8-Bit Serial-In Parallel-Out Shift Register	14
CD74HC165E,M	CD54HC165F	CD74HCT165E,M	CD54HCT165F	220	8-Bit Parallel-In Serial-Out Shift Register	16
CD74HC166E,M	CD54HC166F	CD74HCT166E,M	CD54HCT166F	226	8-Bit Parallel-In Serial-Out Shift Register	16
CD74HC173E,M	CD54HC173F	CD74HCT173E,M	CD54HCT173F	232	Quad D Flip-Flop, 3-State	16
CD74HC174E,M	CD54HC174F	CD74HCT174E,M	CD54HCT174F	238	Hex D-Type Flip-Flop w/RESET	16
CD74HC175E,M	CD54HC175F	CD74HCT175E,M	CD54HCT175F	243	Quad D-Type Flip-Flop w/RESET	16
CD74HC181E,M	CD54HC181F	CD74HCT181E,M	CD54HCT181F	248	4-Bit Arithmetic Logic Unit	24
CD74HC182E,M	CD54HC182F	CD74HCT182E,M	CD54HCT182F	254	Look-Ahead Carry Generator	16
CD74HC190E,M	CD54HC190F	CD74HCT190E,M	CD54HCT190F	260	Presetable Synchronous BCD Decade Up/Down Counter	16
CD74HC191E,M	CD54HC191F	CD74HCT191E,M	CD54HCT191F	260	Synchronous 4-Bit Binary Up/Down Counter	16
CD74HC192E,M	CD54HC192F	CD74HCT192E,M	CD54HCT192F	269	Synchronous BCD Decade Up/Down Counter	16
CD74HC193E,M	CD54HC193F	CD74HCT193E,M	CD54HCT193F	269	Synchronous 4-Bit Binary Up/Down Counter	16
CD74HC194E,M	CD54HC194F	CD74HCT194E,M	CD54HCT194F	279	4-Bit Bidirectional Universal Shift Register	16
CD74HC195E,M	CD54HC195F	CD74HCT195E,M	CD54HCT195F	285	4-Bit Parallel Access Shift Register	16
CD74HC221E,M	CD54HC221F	CD74HCT221E,M	CD54HCT221F	291	Dual Monostable Multivibrator w/RESET	16
CD74HC237E,M	CD54HC237F	CD74HCT237E,M	CD54HCT237F	696	3-to-8-Line Decoder/Demultiplexer w/Address Latches	16
CD74HC238E,M	CD54HC238F	CD74HCT238E,M	CD54HCT238F	169	3-to-8-Line Decoder/Demultiplexer	16
CD74HC240E,M	CD54HC240F	CD74HCT240E,M	CD54HCT240F	298	Octal Buffer Line Driver, 3-State, Inverting	20
CD74HC241E,M	CD54HC241F	CD74HCT241E,M	CD54HCT241F	298	Octal Buffer Line Driver, 3-State	20
CD74HC242E,M	CD54HC242F	CD74HCT242E,M	CD54HCT242F	304	Quad-Bus Transceiver, 3-State, Inverting	14
CD74HC243E,M	CD54HC243F	CD74HCT243E,M	CD54HCT243F	304	Quad-Bus Transceiver, 3-State	14
CD74HC244E,M	CD54HC244F	CD74HCT244E,M	CD54HCT244F	298	Octal-Buffer Line Driver, 3-State	20
CD74HC245E,M	CD54HC245F	CD74HCT245E,M	CD54HCT245F	310	Octal-Bus Transceiver, 3-State	20
CD74HC251E,M	CD54HC251F	CD74HCT251E,M	CD54HCT251F	315	8-Input Multiplexer, 3-State	16
CD74HC253E,M	CD54HC253F	CD74HCT253E,M	CD54HCT253F	321	Dual 4-Input Multiplexer, 3-State	16
CD74HC257E,M	CD54HC257F	CD74HCT257E,M	CD54HCT257F	326	Quad 2-Input Multiplexer, 3-State; Non-Inverting Outputs	16
CD74HC258E,M	CD54HC258F	CD74HCT258E,M	CD54HCT258F	330	Quad 2-Input Multiplexer, 3-State; Inverting Outputs	16
CD74HC259E,M	CD54HC259F	CD74HCT259E,M	CD54HCT259F	335	8-Bit Addressable Latch	16
CD74HC273E,M	CD54HC273F	CD74HCT273E,M	CD54HCT273F	342	Octal D-Type Flip-Flop w/RESET	20

•CD54/74HCU04, unbuffered version also available.

Index to Devices (Cont'd)

CMOS Logic		TTL Logic		Page	Description	Pins
Plastic Pkg.	CERDIP	Plastic Pkg.	CERDIP			
CD74HC280E,M	CD54HC280F	CD74HCT280E,M	CD54HCT280F	347	9-Bit Odd/Even Parity Generator/Checker	14
CD74HC283E,M	CD54HC283F	CD74HCT283E,M	CD54HCT283F	351	4-Bit Full Adder w/Fast Carry	16
CD74HC297E,M	CD54HC297F	CD74HCT297E,M	CD54HCT297F	356	Digital Phase-Locked Loop Filter	20
CD74HC299E,M	CD54HC299F	CD74HCT299E,M	CD54HCT299F	363	8-Bit Universal Shift Register, 3-State	20
CD74HC354E,M	CD54HC354F	CD74HCT354E,M	CD54HCT354F	370	8-Input Multiplexer/Register, 3-State	20
CD74HC356E,M	CD54HC356F	CD74HCT356E,M	CD54HCT356F	370	8-Input Multiplexer/Register, 3-State	20
CD74HC365E,M	CD54HC365F	CD74HCT365E,M	CD54HCT365F	380	Hex Buffer/Line Driver, 3-State	16
CD74HC366E,M	CD54HC366F	CD74HCT366E,M	CD54HCT366F	380	Hex Buffer/Line Driver, 3-State, Inverting	16
CD74HC367E,M	CD54HC367F	CD74HCT367E,M	CD54HCT367F	385	Hex Buffer/Line Driver, 3-State	16
CD74HC368E,M	CD54HC368F	CD74HCT368E,M	CD54HCT368F	385	Hex Buffer/Line Driver, 3-State, Inverting	16
CD74HC373E,M	CD54HC373F	CD74HCT373E,M	CD54HCT373F	390	Octal Transparent Latch, 3-State	20
CD74HC374E,M	CD54HC374F	CD74HCT374E,M	CD54HCT374F	396	Octal D Flip-Flop, 3-State	20
CD74HC377E,M	CD54HC377F	CD74HCT377E,M	CD54HCT377F	401	Octal D-Type Flip-Flop with Data Enable	20
CD74HC390E,M	CD54HC390F	CD74HCT390E,M	CD54HCT390F	407	Dual Decade Ripple Counter	16
CD74HC393E,M	CD54HC393F	CD74HCT393E,M	CD54HCT393F	413	Dual 4-Bit Binary Ripple Counter	14
CD74HC423E,M	CD54HC423F	CD74HCT423E,M	CD54HCT423F	149	Dual Retriggerable Monostable Multivibrator with Reset	16
CD74HC533E,M	CD54HC533F	CD74HCT533E,M	CD54HCT533F	418	Octal Transparent Latch, 3-State, Inverting	20
CD74HC534E,M	CD54HC534F	CD74HCT534E,M	CD54HCT534F	424	Octal D Flip-Flop, 3-State, Inverting	20
CD74HC540E,M	CD54HC540F	CD74HCT540E,M	CD54HCT540F	429	Octal Buffer Line Driver, 3-State, Inverting	20
CD74HC541E,M	CD54HC541F	CD74HCT541E,M	CD54HCT541F	429	Octal Buffer Line Driver, 3-State	20
CD74HC563E,M	CD54HC563F	CD74HCT563E,M	CD54HCT563F	418	Octal Transparent Latch, 3-State, Inverting	20
CD74HC564E,M	CD54HC564F	CD74HCT564E,M	CD54HCT564F	424	Octal D Flip-Flop, 3-State, Inverting	20
CD74HC573E,M	CD54HC573F	CD74HCT573E,M	CD54HCT573F	390	Octal Transparent Latch, 3-State	20
CD74HC574E,M	CD54HC574F	CD74HCT574E,M	CD54HCT574F	396	Octal D Flip-Flop, 3-State	20
CD74HC583E,M	CD54HC583F	CD74HCT583E,M	CD54HCT583F	434	4-Bit BCD Full Adder w/Fast Carry	16
CD74HC597E,M	CD54HC597F	CD74HCT597E,M	CD54HCT597F	704	8-Bit Shift Register with Input Storage	16
CD74HC640E,M	CD54HC640F	CD74HCT640E,M	CD54HCT640F	407	Octal Bus Transceiver, 3-State, Inverting	20
CD74HC643E,M	CD54HC643F	CD74HCT643E,M	CD54HCT643F	439	Octal Bus Transceiver, 3-State, True/Inverting	20
CD74HC646E,M	CD54HC646F	CD74HCT646E,M	CD54HCT646F	444	Octal Bus Transceiver/Register, 3-State	24
CD74HC648E,M	CD54HC648F	CD74HCT648E,M	CD54HCT648F	444	Octal Bus Transceiver/Register, 3-State, Inverting	24
CD74HC670E,M	CD54HC670F	CD74HCT670E,M	CD54HCT670F	451	4 x 4 Register File, 3-State	16
CD74HC688E,M	CD54HC688F	CD74HCT688E,M	CD54HCT688F	458	8-Bit Magnitude Comparator	20
CD74HC4002E,M	CD54HC4002F	CD74HCT4002E,M	CD54HCT4002F	462	Dual 4-Input NOR Gate	14
CD74HC4015E,M	CD54HC4015F	CD74HCT4015E,M	CD54HCT4015F	466	Dual 4-Stage Static Shift Register	16
CD74HC4016E,M	CD54HC4016F	CD74HCT4016E,M	CD54HCT4016F	712	Quad Bilateral Switch	14
CD74HC4017E,M	CD54HC4017F	CD74HCT4017E,M	CD54HCT4017F	472	Decade Counter/Divider with 10 Decoded Outputs	16
CD74HC4020E,M	CD54HC4020F	CD74HCT4020E,M	CD54HCT4020F	478	14-Stage Binary Ripple Counter	16
CD74HC4024E,M	CD54HC4024F	CD74HCT4024E,M	CD54HCT4024F	483	7-Stage Binary Ripple Counter	16
CD74HC4040E,M	CD54HC4040F	CD74HCT4040E,M	CD54HCT4040F	488	12-Bit Binary Counter	16
CD74HC4046AE,M	CD54HC4046AF	CD74HCT4046AE,M	CD54HCT4046AF	493	Phase-Locked Loop with VCO	16
CD74HC4049E,M	CD54HC4049F	—	—	510	Hex Inverting HIGH-to-LOW Level Shifter	16
CD74HC4050E,M	CD54HC4050F	—	—	510	Hex HIGH-to-LOW Level Shifter	16
CD74HC4051E,M	CD54HC4051F	CD74HCT4051E,M	CD54HCT4051F	514	8-Channel Analog Multiplexer/Demultiplexer	16
CD74HC4052E,M	CD54HC4052F	CD74HCT4052E,M	CD54HCT4052F	514	Dual 4-Channel Analog Multiplexer/Demultiplexer	16
CD74HC4053E,M	CD54HC4053F	CD74HCT4053E,M	CD54HCT4053F	514	Triple 2-Channel Analog Multiplexer/Demultiplexer	16
CD74HC4059E,M	CD54HC4059F	CD74HCT4059E,M	CD54HCT4059F	523	Programmable Divide by "N" Counter	24
CD74HC4060E,M	CD54HC4060F	CD74HCT4060E,M	CD54HCT4060F	530	14-Stage Binary Counter w/Oscillator	16
CD74HC4066E,M	CD54HC4066F	CD74HCT4066E,M	CD54HCT4066F	536	Quad Bilateral Switch	14
CD74HC4067E,M	CD54HC4067F	CD74HCT4067E,M	CD54HCT4067F	542	16-Channel Analog Multiplexer/Demultiplexer	24
CD74HC4075E,M	CD54HC4075F	CD74HCT4075E,M	CD54HCT4075F	548	Triple 3-Input OR Gate	14
CD74HC4094E,M	CD54HC4094F	CD74HCT4094E,M	CD54HCT4094F	552	8-Stage Shift-and-Store Bus Register	16
CD74HC4316E,M	CD54HC4316F	CD74HCT4316E,M	CD54HCT4316F	719	Quad Analog Switch	20
CD74HC4351E,M	CD54HC4351F	CD74HCT4351E,M	CD54HCT4351F	726	Analog MUX w/Latch	20
CD74HC4352E,M	CD54HC4352F	CD74HCT4352E,M	CD54HCT4352F	726	Analog MUX w/Latch	20
CD74HC4353E,M	CD54HC4353F	CD74HCT4353E,M	CD54HCT4353F	726	Analog MUX w/Latch	20
CD74HC4510E,M	CD54HC4510F	CD74HCT4510E,M	CD54HCT4510F	559	Up/Down Counter, BCD	16
CD74HC4511E,M	CD54HC4511F	CD74HCT4511E,M	CD54HCT4511F	569	BCD-to-7-Segment Latch/Decoder/Driver	16
CD74HC4514E,M	CD54HC4514F	CD74HCT4514E,M	CD54HCT4514F	574	4-to-16-Line Decoder/Demultiplexer w/Input Latch	24
CD74HC4515E,M	CD54HC4515F	CD74HCT4515E,M	CD54HCT4515F	574	4-to-16-Line Decoder with Input Latches	24
CD74HC4516E,M	CD54HC4516F	CD74HCT4516E,M	CD54HCT4516F	559	Up/Down Counter, Binary	16
CD74HC4518E,M	CD54HC4518F	CD74HCT4518E,M	CD54HCT4518F	580	Dual Synchronous BCD Counter	16
CD74HC4520E,M	CD54HC4520F	CD74HCT4520E,M	CD54HCT4520F	580	Dual 4-Bit Synchronous Binary Counter	16
CD74HC4538E,M	CD54HC4538F	CD74HCT4538E,M	CD54HCT4538F	586	Dual Precision Monostable Multivibrator	16
CD74HC4543F,M	CD54HC4543F	CD74HCT4543E,M	CD54HCT4543F	594	BCD-to-7-Segment Latch/Decoder/Driver for LCDs	16
CD74HC7030E	—	CD74HCT7030E	—	739	9-Bit x 64 Word FIFO Register, 3-State	28
CD74HC7038E,M	CD54HC7038F	CD74HCT7038E,M	CD54HCT7038F	752	9-Bit Bus Transceiver w/Latch	24
CD74HC7046E,M	CD54HC7046F	CD74HCT7046E,M	CD54HCT7046F	758	Phase-Locked Loop with In-Lock Detection	20
CD74HC7266E,M	CD54HC7266F	—	—	600	Quad Exclusive NOR Gate	14
CD74HC40102E,M	CD54HC40102F	CD74HCT40102E,M	CD54HCT40102F	604	8-Bit Synchronous BCD Down Counter	16
CD74HC40103E,M	CD54HC40103F	CD74HCT40103E,M	CD54HCT40103F	604	8-Bit Binary Down Counter	16
CD74HC40104E,M	CD54HC40104F	CD74HCT40104E,M	CD54HCT40104F	613	4-Bit Bidirectional Universal Shift Register, 3-State	16
CD74HC40105E,M	CD54HC40105F	CD74HCT40105E,M	CD54HCT40105F	619	8 Bits x 16 Words FIFO Register	16
CD74HC40105E,M	CD54HC40105F	—	—	628	Hex Inverter (Unbuffered)	14

Note: Add package suffix code to part number on all orders.

E = Dual-In-Line Plastic Package — Temp. Range = -40° to +85° C.

F = Dual-In-Line Frit-Seal Ceramic Package (CERDIP) — Temp. Range = -55° to +125° C.

H = Chip — Temp. Range = -55° C to 125° C.

M = Dual-In-Line Surface Mounted Package — Temp. Range = -40° to +85° C.

Product Selection Guide

Type	Function/Description	Classification	Page
CD54/74			
NAND/NOR Gates			
HC/HCT00	Quad 2-Input NAND Gate	SSI	48
HC/HCT02	Quad 2-Input NOR Gate	SSI	52
HC/HCT03	Quad 2-Input NAND Gate with Open Drain	SSI	56
HC/HCT10	Triple 3-Input NAND Gate	SSI	68
HC/HCT20	Dual 4-Input NAND Gate	SSI	80
HC/HCT27	Triple 3-Input NOR Gate	SSI	88
HC/HCT30	8-Input NAND Gate	SSI	92
HC/HCT4002	Dual 4-Input NOR Gate	SSI	462
AND/OR/EXCLUSIVE-OR Gates			
HC/HCT08	Quad 2-Input AND Gate	SSI	64
HC/HCT11	Triple 3-Input AND Gate	SSI	72
HC/HCT21	Dual 4-Input AND Gate	SSI	84
HC/HCT32	Quad 2-Input OR Gate	SSI	96
HC/HCT86	Quad 2-Input EXCLUSIVE-OR Gate	SSI	125
HC/HCT4075	Triple 3-Input OR Gate	SSI	548
HC7266	Quad Exclusive NOR Gate	SSI	600
Inverters/Buffers/Bus Drivers			
HC/HCT04	Hex Inverter/Buffer	SSI	60
HCU04	Hex Inverter (Unbuffered)	SSI	628
HC/HCT125*	Quad 3-State Buffer	MSI	155
HC/HCT126*	Quad 3-State Buffer	MSI	160
HC/HCT240*	Octal Buffer/Line Driver; 3-State; Inverting	MSI	298
HC/HCT241*	Octal Buffer/Line Driver; 3-State	MSI	298
HC/HCT244*	Octal Buffer/Line Driver; 3-State	MSI	298
HC/HCT365*	Hex Buffer/Line Driver; 3-State	MSI	380
HC/HCT366*	Hex Buffer/Line Driver; 3-State Inverting	MSI	380
HC/HCT367*	Hex Buffer/Line Driver; 3-State	MSI	385
HC/HCT368*	Hex Buffer/Line Driver; 3-State; Inverting	MSI	385
HC/HCT540*	Octal Buffer/Line Driver; 3-State; Inverting	MSI	429
HC/HCT541*	Octal Buffer/Line Driver; 3-State	MSI	429
HC4049	Hex Inverting HIGH-to-LOW Level Shifter	SSI	510
HC4050	Hex HIGH-to-LOW Level Shifter	SSI	510
Flip-Flops			
HC/HCT73	Dual JK Flip-Flop with Reset; Negative-Edge Trigger	FF	104
HC/HCT74	Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger	FF	109
HC/HCT107	Dual JK Flip-Flop with Reset; Negative-Edge Trigger	FF	134
HC/HCT109	Dual JK Flip-Flop with Set and Reset; Positive-Edge Trigger	FF	139
HC/HCT112	Dual JK Flip-Flop with Set and Reset; Negative-Edge Trigger	FF	144
HC/HCT173*	Quad D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger; 3-State	MSI	232
HC/HCT174	Hex D-Type Flip-Flop with Reset; Positive-Edge Trigger	MSI	238
HC/HCT175	Quad D-Type Flip-Flop with Reset; Positive-Edge Trigger	MSI	243
HC/HCT273	Octal D-Type Flip-Flop with Reset; Positive-Edge Trigger	MSI	342
HC/HCT374*	Octal D-Type Flip-Flop; Positive-Edge Trigger; 3-State	MSI	396
HC/HCT377	Octal D-Type Flip-Flop with Data Enable; Positive-Edge Trigger	MSI	401
HC/HCT534*	Octal D-Type Flip-Flop; Positive-Edge Trigger; 3-State; Inverting	MSI	424
HC/HCT564*	Octal D-Type Flip-Flop; Positive-Edge Trigger; 3-State; Inverting	MSI	424
HC/HCT574*	Octal D-Type Flip-Flop; Positive-Edge; 3-State	MSI	396
Shift/FIFO Buffer/Multiport Registers			
HC/HCT164	8-Bit Serial-In/Parallel-Out Shift Register	MSI	215
HC/HCT165	8-Bit Parallel-In/Serial-Out Shift Register	MSI	220
HC/HCT166	8-Bit Parallel/Serial-In Serial-Out Shift Register	MSI	226
HC/HCT194	4-Bit Bidirectional Universal Shift Register	MSI	279
HC/HCT195	4-Bit Parallel Access Shift Register	MSI	285
HC/HCT299*	8-Bit Universal Shift Register; 3-State	MSI	363
HC/HCT597	8-Bit Shift Register with Input Storage	MSI	704
HC/HCT670*	4 x 4 Register File; 3-State	MSI	451
HC/HCT4015	Dual 4-Stage Static Shift Register	MSI	466
HC/HCT4094	8-Stage Shift-and-Store Bus Register; 3-State	MSI	552
HC/HCT7030*	9-Bit x 64 Word FIFO Register; 3-State	MSI	739
HC/HCT40104*	4-Bit Bidirectional Universal Shift Register; 3-State	MSI	613
HC/HCT40105	4 Bits x 16 Words FIFO Register	MSI	619

*Types with a bus driver output stage.

Product Selection Guide (Cont'd)

Type	Function/Description	Classification	Page
CD54/74			
Arithmetic Circuits			
HC/HCT85	4-Bit Magnitude Comparator	MSI	119
HC/HCT181	4-Bit Arithmetic Logic Unit	MSI	248
HC/HCT182	Look-Ahead Carry Generator	MSI	254
HC/HCT280	9-Bit Odd/Even Parity Generator/Checker	MSI	347
HC/HCT283	4-Bit Full Adder with Fast Carry	MSI	351
HC/HCT583	4-Bit BCD Full Adder with Fast Carry	MSI	434
HC/HCT688	8-Bit Magnitude Comparator	MSI	458
Counters			
HC/HCT93	4-Bit Binary Ripple Counter	MSI	129
HC/HCT160	Presetable Synchronous BCD Decade Counter; Asynchronous Reset	MSI	205
HC/HCT161	Presetable Synchronous 4-Bit Binary Counter; Asynchronous Reset	MSI	205
HC/HCT162	Presetable Synchronous BCD Decade Counter; Synchronous Reset	MSI	205
HC/HCT163	Presetable Synchronous 4-Bit Binary Counter; Synchronous Reset	MSI	205
HC/HCT190	Presetable Synchronous BCD Decade Up/Down Counter	MSI	260
HC/HCT191	Presetable Synchronous 4-Bit Binary Up/Down Counter	MSI	260
HC/HCT192	Presetable Synchronous BCD Decade Up/Down Counter	MSI	269
HC/HCT193	Presetable Synchronous 4-Bit Binary Up/Down Counter	MSI	269
HC/HCT390	Dual Decade Ripple Counter	MSI	407
HC/HCT393	Dual 4-Bit Binary Ripple Counter	MSI	413
HC/HCT4017	Decade Counter/Divider with 10 Decoded Outputs	MSI	472
HC/HCT4020	14-Stage Binary Ripple Counter	MSI	478
HC/HCT4024	7-Stage Binary Ripple Counter	MSI	483
HC/HCT4040	12-Stage Binary Ripple Counter	MSI	488
HC/HCT4059	Programmable Divide by "N" Counter	MSI	523
HC/HCT4060	14-Stage Binary Ripple Counter with Oscillator	MSI	530
HC/HCT4510	Up/Down Counter, BCD	MSI	559
HC/HCT4516	Up/Down Counter, Binary	MSI	559
HC/HCT4518	Dual Synchronous BCD Counter	MSI	580
HC/HCT4520	Dual 4-Bit Synchronous Binary Counter	MSI	580
HC/HCT40102	8-Bit Synchronous BCD Down Counter	MSI	604
HC/HCT40103	8-Bit Binary Down Counter	MSI	604
Analog and Digital Multiplexers/Demultiplexers			
HC/HCT151	8-Input Multiplexer	MSI	184
HC/HCT153	Dual 4-Input Multiplexer	MSI	189
HC/HCT157	Quad 2-Input Multiplexer	MSI	200
HC/HCT158	Quad 2-Input Multiplexer; Inverting	MSI	200
HC/HCT251	8-Input Multiplexer; 3-State	MSI	315
HC/HCT253*	Dual 4-Input Multiplexer; 3-State	MSI	321
HC/HCT257*	Quad 2-Input Multiplexer; 3-State; Non-Inverting Outputs	MSI	326
HC/HCT258	Quad 2-Input Multiplexer; 3-State; Inverting Outputs	MSI	330
HC/HCT354*	8-Input Multiplexer/Register; 3-State	MSI	370
HC/HCT356*	8-Input Multiplexer/Register; 3-State	MSI	370
HC/HCT4051	8-Channel Analog Multiplexer/Demultiplexer	MSI	514
HC/HCT4052	Dual 4-Channel Analog Multiplexer/Demultiplexer	MSI	514
HC/HCT4053	Triple 2-Channel Analog Multiplexer/Demultiplexer	MSI	514
HC/HCT4067	16-Channel Analog Multiplexer/Demultiplexer	MSI	542
HC/HCT4351	Analog Multiplexer with Latch	MSI	726
HC/HCT4352	Analog Multiplexer with Latch	MSI	726
HC/HCT4353	Analog Multiplexer with Latch	MSI	726
Decoders/Encoders			
HC/HCT42	BCD to Decimal Decoder (1-of-10)	MSI	100
HC/HCT137	3-to-8 Line Decoder with Latch; Inverting	MSI	696
HC/HCT138	3-to-8 Line Decoder/Demultiplexer; Inverting	MSI	169
HC/HCT139	Dual 2-to-4 Line Decoder/Demultiplexer	MSI	174
HC/HCT147	10-to-4-Line Priority Encoder	MSI	179
HC/HCT154	4-to-16-Line Decoder/Demultiplexer	MSI	194
HC/HCT237	3-to-8-Line Decoder/Demultiplexer with Address Latches	MSI	696
HC/HCT238	3-to-8-Line Decoder/Demultiplexer	MSI	169
HC/HCT4511	BCD-to-7-Segment Latch/Decoder/Driver	MSI	569
HC/HCT4514	4-to-16-Line Decoder/Demultiplexer with Input Latches	MSI	574
HC/HCT4515	4-to-16-Line Decoder/Demultiplexer with Input Latches	MSI	574
HC/HCT4543	BCD-to-7-Segment Latch/Decoder/Driver for LCDs	MSI	594

*Types with a bus driver output stage.

Product Selection Guide (Cont'd)

Type	Function/Description	Classification	Page
CD54/74			
Analog Switches			
HC/HCT4016	Quad Bilateral Switch	SSI	712
HC/HCT4066	Quad Bilateral Switch	SSI	536
HC/HCT4316	Quad Analog Switch	MSI	719
Bus Transceivers			
HC/HCT242*	Quad Bus Transceiver; 3-State; Inverting	MSI	304
HC/HCT243*	Quad Bus Transceiver; 3-State	MSI	304
HC/HCT245*	Octal Bus Transceiver; 3-State	MSI	310
HC/HCT640*	Octal Bus Transceiver; 3-State Inverting	MSI	439
HC/HCT643*	Octal Bus Transceiver; 3-State True/Inverting	MSI	439
HC/HCT646*	Octal Bus Transceiver; 3-State	MSI	444
HC/HCT648*	Octal Bus Transceiver; 3-State; Inverting	MSI	444
HC/HCT7038*	9-Bit Bus Transceiver with Latch	MSI	752
Schmitt Triggers			
HC/HCT14	Hex Inverting Schmitt Trigger	SSI	76
HC/HCT132	Quad 2-Input NAND Schmitt Trigger	SSI	165
Latches			
HC/HCT75	Dual 2-Input Bistable Transparent Latch	FF	114
HC/HCT259	8-Bit Addressable Latch	MSI	335
HC/HCT373*	Octal Transparent Latch; 3-State	MSI	390
HC/HCT533*	Octal Transparent Latch; 3-State; Inverting	MSI	418
HC/HCT563*	Octal Transparent Latch; 3-State; Inverting	MSI	418
HC/HCT573*	Octal Transparent Latch; 3-State	MSI	390
One-Shot Multivibrators			
HC/HCT123	Dual Retriggerable Monostable Multivibrator with Reset	MSI	149
HC/HCT221	Dual Monostable Multivibrator with Reset	MSI	291
HC/HCT423	Dual Retriggerable Monostable Multivibrator with Reset	MSI	149
HC/HCT4538	Dual Retriggerable Precision Monostable Multivibrator	MSI	586
Phase-Locked Loops (PLL)			
HC/HCT297	Digital Phase-Locked Loop Filter	MSI	356
HC/HCT4046A	Phase-Locked Loop with VCO	MSI	493
HC/HCT7046A	Phase-Locked Loop with In-Lock Detection	MSI	758

*Types with a bus driver output stage.

Product Classification Chart


GATES							MULTIVIBRATORS		
Single-level			Multi-level				Flip-Flops/Latches		
NOR/NAND	OR/AND		Buffers Line-Drivers	Bus Drivers	Multi- function AOI	Decoders/ Encoders	Schmitt Trigger	Flip-Flops	Latches
CD54/74HC/HCT		CD54/74HC/HCT					CD54/74HC/HCT		
HC/HCT02	HC/HCT00	HC/HCT08	HC/HCT240*	HC/HCT125	HC/HCT86	HC/HCT42	HC/HCT14	HC/HCT73	HC/HCT75
HC/HCT03†	HC/HCT10	HC/HCT11	HC/HCT241*	HC/HCT126	HC7266	HC/HCT137	HC/HCT132	HC/HCT74	HC/HCT259
HC/HCT27	HC/HCT20	HC/HCT21	HC/HCT244*	HC/HCT241		HC/HCT138		HC/HCT107	HC/HCT373*
HC/HCT4002	HC/HCT30	HC/HCT32	HC/HCT365*	HC/HCT244		HC/HCT139		HC/HCT109	HC/HCT533*
		HC/HCT4075	HC/HCT366*	HC/HCT365		HC/HCT147		HC/HCT112	HC/HCT563*
			HC/HCT367*	HC/HCT366		HC/HCT154		HC/HCT173*	HC/HCT573*
			HC/HCT368*	HC/HCT367		HC/HCT237		HC/HCT174	
			HC/HCT540*	HC/HCT368		HC/HCT238		HC/HCT175	
			HC/HCT541*	HC/HCT540		HC/HCT4511		HC/HCT273	Monostable
				HC/HCT541		HC/HCT4514		HC/HCT374*	HC/HCT123
			Level Shifters	Inverters		HC/HCT4515		HC/HCT377	HC/HCT221
			HC 4049	HC/HCT04				HC/HCT534*	HC/HCT423
			HC 4050	HCU04				HC/HCT564*	HC/HCT4538
								HC/HCT574*	
REGISTERS			COUNTERS		DIGITAL MULTIPLEXERS	PHASE LOCKED LOOPS	BILATERAL SWITCHES	INTERFACE CIRCUITS	
Shift	FIFO Buffer	Multiport	Binary Ripple	Synchronous					
CD54/74HC/HCT			CD54/74HC/HCT				CD54/74HC/HCT		
HC/HCT164	HC/HCT40105	HC/HCT670	HC/HCT93	HC/HCT160	HC/HCT151	HC/HCT279	HC/HCT4016 ▲	Bus Transceivers	
HC/HCT165	HC/HCT7030		HC/HCT390	HC/HCT161	HC/HCT153	HC/HCT4046A	HC/HCT4066 ▲		
HC/HCT166			HC/HCT393	HC/HCT162	HC/HCT157	HC/HCT7046	HC/HCT4316 ▲		HC/HCT242*
HC/HCT194			HC/HCT4020	HC/HCT163	HC/HCT158		Analog		HC/HCT243*
HC/HCT195			HC/HCT4024	HC/HCT190	HC/HCT251		Multiplexers/ Demultiplexers		HC/HCT245*
HC/HCT299*			HC/HCT4040	HC/HCT191	HC/HCT253				HC/HCT640*
HC/HCT597			HC/HCT4060	HC/HCT192	HC/HCT257*		HC/HCT4051		HC/HCT643*
HC/HCT4015			HC/HCT40103	HC/HCT193	HC/HCT258		HC/HCT4052		HC/HCT646*
HC/HCT4094				HC/HCT4017	HC/HCT354*		HC/HCT4053		HC/HCT648*
HC/HCT40104*				HC/HCT4510	HC/HCT356*		HC/HCT4067		HC/HCT7038*
				HC/HCT4516			HC/HCT4351		
				HC/HCT4518			HC/HCT4352		
				HC/HCT4520			HC/HCT4353		
				HC/HCT40102					
ARITHMETIC CIRCUITS				DISPLAY DRIVERS					
Adders/ Comparators	ALU/Rate Multipliers	Parity Generator/ Checker				For LCD Drive		For LED Drive	
CD54/74HC/HCT				CD54/74HC/HCT					
HC/HCT85	HC/HCT181	HC/HCT280				HC/HCT4543		HC/HCT4511	
HC/HCT283	HC/HCT182					See Decoders/ Encoders			

† Open Drain


▲ Quad type

• With Bus Driver output stage

Typical Dual-In-Line
Plastic Package



Typical Dual-In-Line
Frit-Seal Ceramic (CERDIP) Package



Typical SO (Small Outline)
Plastic Package





Technical Overview

HC/HCT Family Description

The RCA HC/HCT series of high-speed CMOS integrated circuits (QMOS) includes a functionally complete set of LSTTL equivalent types and selected equivalent CMOS CD4000 series types. The CD4000 series types selected are unique to the CMOS process. These types are readily produced by the highly versatile CMOS technology, but cannot be implemented by the more restrictive bipolar technology. Each CMOS circuit function is offered in two basic logic series, as follows:

- CD54/74HCTXXXX-series types** — feature LSTTL input-voltage-level compatibility and provide high-speed CMOS direct drop-in replacements of LSTTL devices.
- CD54/74HCXXXX-series types** — feature CMOS input-voltage-level compatibility and are intended for use in new second-generation all-CMOS systems.

In addition, RCA offers a third category, **CD54/74HCUXX**, which includes unbuffered types intended for linear or high-speed oscillator applications.

The HC/HCT family consists of a comprehensive set of buffers, transceivers, and registers that are popular in computer systems. A wide variety of popular logic, MUX's, encoders/decoders, counters, arithmetic units, multivibrators, display drivers, and phase-lock loops complete the family.

Shown below is a breakdown of the HC/HCT family by logic function:

The HC/HCT Family

Device Function	Number of Types
Inverters/Buffers/Bus Drivers	14
Flip-Flops/Latches	20
Bus Transceivers	8
Registers	13
Counters	23
Decoders/Encoders	12
Multiplexers (Analog & Digital)	17
Multivibrators	4
Schmitt Triggers	2
Phase-Lock Loops	3
Bilateral Switches	3
Arithmetic Circuits	7
Gates	15

NOTE: Each function is available in both an HCT and HC version.

HC/HCT Family Features

- Functionally and pin compatible with industry 54 and 74 LSTTL-series and CD4000B-series types.
- CMOS outputs for maximum noise margins.
- Fan-out (over temperature):
Standard Outputs - 10 LSTTL loads
Bus-Driver Outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT/HCU: -40 to +85°C
CD54HC/HCT/HCU: -55 to +125°C
- Balanced propagation and transition times.
- Significant power reduction compared to LSTTL logic.
- Alternate source - Philips/Sigmetics

Series Features

CD54HCXXXX and CD74HCXXXX Series

- 2 to 6V operation.
- High noise immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ at $V_{CC} = 5V$.

CD54HCTXXXX and CD74HCTXXXX Series

- 4.5 to 5.5V operation.
- Direct LSTTL input logic compatibility
 $V_{IL} = 0.8V$ (max), $V_{IH} = 2.0V$ (min)
- CMOS input compatibility
 $I_{IL}, I_{IH} \leq 1\mu A$ at V_{OL}, V_{OH}

Quantitative Comparison of HC/HCT and LSTTL Logic Types

RCA's HC and HCT logic types have many outstanding advantages when compared with the conventional high-current LSTTL logic types which these types can replace in existing and new equipment designs that require devices operating at frequencies in the 20-30 MHz range. Table I compares significant operating characteristics of the HC/HCT vs. LSTTL logic families.

Table I — Quantitative Comparison of HC/HCT and LSTTL Logic Types

Characteristic	74 Series HC/HCT	74 Series LSTTL
1. Quiescent Power		
-per Gate	0.025mW	5.5mW
-per FF	0.05mW	10mW
-4 Stage Counter	0.4mW	95mW
-per Transceiver/Buffer	0.1mW	60mW
2. Operating Power		
	Frequency	
	0.1MHz	1MHz
	10MHz	0.1 to 1MHz
	10MHz	10MHz
-per Gate	0.2mW	2mW
-per FF	0.15mW	1.5mW
-4 Stage Counter	0.24mW	2.4mW
-per Transceiver/Buffer	0.25mW	2.5mW
	25mW	60mW
	25mW	90mW
3. Operating Supply Voltage		
	(HCT) 4.5V to 5.5V (HC) 2V to 6V	4.75V to 5.25V
4. Operating Temperature Range		
	-40°C to +85°C	0°C to +70°C
5. Noise Margin @ 5V		
LS to LS	---	0.7V/0.4V
HC to HC	(HI/LOW) 1.4V/1.4V	---
HCT to HCT		2.9V/0.7V
6. Input Switching Voltage Variation with Temp.		
	$V_s \pm 60mV$	$V_s \pm 200 mV$

Table I — Cont'd

	74 Series HC/HCT	74 Series LSTTL
7. Output Drive Current		
a) Source Current at $V_{OH} = 2.4V$	-8mA	-400uA
b) Sink Current		
Std. Logic (V_{OL})	4mA (0.33V)	4mA (0.4V)
BUS Logic (V_{OL}) $V_{OL}=0.5V$	6mA (0.33V) 12mA	12mA (0.4V) 24mA
8. Typ. Output Transition Time*		
t_{TLH}	6ns	15ns
t_{THL}	6ns	6ns
9. Typical Gate Propagation Delay*		
Delay*: t_{PHL}/t_{PLH} $V_{CC} = 5V, C_L = 15pF$	8ns/8ns	8ns/11ns
10. Typical FF Propagation Delay: $V_{CC} = 5V, C_L = 15pF$		
t_{PLH}	14ns	15ns
t_{PHL}	14ns	22ns
11. Typ. Clock Rate of an FF		
	50MHz	33MHz
12. Input Current		
I_{IL}	-1uA	-0.4. to -0.8mA
I_{IH}	1uA	40uA
13. 3-State Output Leakage Current		
	$\pm 5uA$	$\pm 20uA$
14. Reliability		
%/1000 hours at 60% Confidence	.0019 (RCA Report)	.008 (RADC Report)

*Loading coefficient = 0.055ns/pF (both HC/HCT and LSTTL)


HC/HCT IC Structure

The high speeds and low quiescent power dissipation that characterize the RCA HC/HCT family are made possible by utilizing a three-micron, self-aligned silicon gate CMOS process. The three-micron process minimizes the internal parasitic capacitances of the circuit, which results in increased switching speed.

The polysilicon gates of the transistors are deposited over a thin gate oxide before the source and drain diffusions are defined. Ion implantation is then used to form the source and drain areas, with the polysilicon gates acting as a mask for the implantation. The source and drain are automatically aligned to the gate, hence the expression "self-aligned-gate" process. In this manner, gate-to-source and gate-to-drain capacitances are minimized. Junction capacitances, which are proportional to the junction area, are also reduced because of the shallower diffusions. Fig. 1 shows the parasitic capacitances in a CMOS inverter.

In contrast, the source and drain areas in a metal-gate CMOS process are formed before the gate is deposited.

Moreover, the metal gate must overlap the source and drain to allow for alignment tolerances. These conditions result in higher overlap capacitances than those present in QMOS devices. The metal-gate process also employs deeper diffusions than those in the QMOS process and, consequently, has larger junction capacitances.



92CS-37075

Fig. 1 - Parasitic capacitances in a CMOS inverter

The QMOS structure features a three-micron gate length; the CD4000 series structure has a gate length of seven microns. The equation for the drain current of a MOSFET is:

$$I_{DS} = K \frac{\text{width}}{\text{length}} [(\text{gate voltage}) - (\text{threshold voltage})]^2$$

where 'K' is the "beta" of the MOSFET. Therefore, a shorter gate length results in higher drive capability, which in turn increases the speed at which a transistor can charge or discharge capacitance.

The polysilicon in a silicon-gate process is also an interconnect layer, thus, there are three levels of interconnect (diffusion, polysilicon, and metal) instead of the two layers (diffusion and metal) present in a metal-gate process. This situation aids in making a more compact die. Fig. 2 compares the cross sections of the seven-micron metal-gate CMOS structure and the three-micron QMOS structure.

Input Characteristics

The inputs of QMOS devices are voltage-level sensitive, and do not require current, except for input leakage. The definitive switching characteristics for the HC and HCT versions are illustrated in Figs. 3 and 4, respectively.

System designers require the actual MIN/MAX range of expected input switching voltage over the temperature range of -55°C to +125°C. This vital information is contained in the curves of Figs. 5 and 6 for the HC and HCT families, respectively.

The unbuffered HCU04 hex inverter has one stage of active inverting logic from input to output and, therefore, is a special case for input switching voltage as shown in Fig. 7.




Fig. 2 - Crosssectional view of (a) the seven-micron CD4000B Series structure and (b) three-micron QMOS structure




Fig. 3 - Typical switching characteristics of RCA HC series types




Fig. 4 - Typical switching characteristics of RCA HCT series types




Fig. 5 - Actual Min/Max switching characteristics of RCA HC series types




Fig. 6 - Actual Min/Max switching characteristics of RCA HCT series types




Fig. 7 Actual Min/Max and typical switching characteristics of the HCU04 Unbuffered Hex Inverter

Noise Immunity and Noise Margin

Table II shows the HC, HCT, and HCU input noise immunity and noise margin for use in those applications where like members of the HC, HCT, and HCU families interface with each other at a nominal supply voltage of 5V. Output voltages are also shown.

Table II(a): Noise Immunity and Noise Margin ($V_{CC} = 5V$).

	HC	HCT	HCU
V_{IL} max.	1.5V	0.8V	1V
V_{IH} min.	3.5V	2V	4V
V_{OL} max.	0.1V	0.1V	0.5V
V_{OH} min.	4.9V	4.9V	4.5V
Noise Margin Low (V_{NML})	1.4V	0.7V	0.5V
Noise Margin High (V_{NMH})	1.4V	2.9V	0.5V

Table II(b) shows noise immunity and noise margin voltages for standard HCT devices interfacing with LSTTL logic types with a fully loaded HCT or LSTTL output at $V_{CC} = 4.5V$, and a temperature range of $0^{\circ}C$ to $+70^{\circ}C$. This

limited LSTTL temperature range is the only convenient temperature range when using LSTTL characteristics.

Whenever the HCT output drives either an LS or HCT input, there is an improvement in noise margin over the LSTTL family driving itself or driving HCT. This improvement is especially true for noise margin high where the superior output sourcing current of the rail-to-rail QMOS output swing is far superior to the limited totem-pole pull-up output voltage of LSTTL

Input Current

Fig. 8 is a plot of typical HC/HCT device input current vs. temperature for a V_{CC} of 6V. This actual performance of under 1.5nA over the temperature range of $-55^{\circ}C$ to $+125^{\circ}C$ contrasts with maximum family and JEDEC standard input leakage current limit of 100nA for $T = -55^{\circ}C$ to $+25^{\circ}C$, and a limit of $1\mu A$ at $T_A = 85^{\circ}C$ and $+125^{\circ}C$. The reason for this difference in performance vs. ratings is high-speed testing limitations associated with test system resolution and the measurement of settling time. A secondary reason is that the limits are end-of-life, thus allowing some leakage current shift due to minor externally introduced foreign material or moisture.

Table II(b) - Noise Immunity and Noise Margin for HCT and LS Device Interfacing

	HCT	LSTTL	HCT - LS	LS - HCT	LS - LS	HCT - HCT
V_{IL} MAX	0.8V	0.8V	—	—	—	—
V_{IH} MIN	2V	2V	—	—	—	—
V_{OL} MAX	0.33V	0.4V	—	—	—	—
V_{OH} MIN	4.4V	2.7V	—	—	—	—
V_{NML}	—	—	0.47V	0.4V	0.4V	0.7V
V_{NMH}	—	—	2.4V	0.7V	0.7V	2.4V




Fig. 8 - Typical HC/HCT input current Vs. temperature

Input Termination

The very low HC/HCT input current and hence, high input resistance is primarily due to low-level leakage currents of the input ESD protection diodes shown in Fig. 9. This excellent input buffering characteristic of CMOS logic IC's is fundamental to the wide range of very low power applications from pure logic to wide range RC oscillators, high Q crystal oscillators, etc. However, in no situation should this high input resistance be left floating or unterminated. Inputs may be tied directly to V_{CC} or GND via resistors of up to 1Mohm; the upper limit is only related to ac noise immunity, i.e., pick up.


Comparing HC/HCT unused input terminations to LSTTL logic, puts the flexibility of QMOS into a very positive light. It is a stated LSTTL design rule that unused inputs be terminated to V_{CC} via a 1.2kohm resistor and not tied directly to GND or V_{CC} nor left floating.

One additional note on HC/HCT input terminations. There are several bidirectional (transceiver) logic types in the QMOS family with common I/O pins. These I/O pins do not have the input poly resistor (R) of Fig. 9. Hence, these pins cannot be terminated directly to V_{CC} or GND. A terminating resistor to V_{CC} or GND of 10kohm is recommended.

Input/Output ESD Protection


HC/HCT device inputs have a resistor-diode protection network, shown in Fig. 9, that protects the gate oxide from electrostatic discharge (ESD) damage. The network provides protection to levels typically greater than 2kV in all modes pertaining to the input, as shown in Fig. 10. The 2kV figure was arrived at by testing devices in the ESD test circuit shown in Fig. 11 while conforming to the MIL-STD-38510 requirements.

The recommended handling practices for QMOS devices are similar to those described in RCA Application Note ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits".




92CS-37083

Fig. 9 - Resistor-diode protection network used on inputs of HC/HCT devices to protect device gate oxide from electrostatic discharge damage(ESD).



92CL-29324R2

Fig. 10 - HC/HCT ESD test modes



92CS-37074

Fig. 11 - Test circuit used to measure electrostatic discharge (ESD) in HC/HCT circuits. The rise time at the output terminal should be 13 ± 2ns.

Input Interaction

Another effect of the input-protection network is the imposition of a parasitic transistor between adjacent input pins. Fig. 12 shows this structure.





Fig. 12 - Parasitic transistor caused by input-protection network.

This parasitic transistor may cause undesirable interaction between adjacent inputs if the input level is greater than $V_{cc} + V_{diode}$. RCA QMOS devices minimize the alpha ($\alpha = I_E/I_C$) to less than 0.05. This feature of RCA QMOS inputs permits proper logic operation in the presence of transients and also allows high-to-low voltage translation via series input resistors. The typical value of α for QMOS ICs is .001. Fig. 13 illustrates how control of α in RCA QMOS devices provides for safe conversion of 12V control logic levels to 5V HC system logic simply by insertion of a 100k ohm resistor in each input. The only disadvantage is that logic signals are delayed by 1-2uS and therefore, this scheme works well only with rather slow 12V control logic as for example, in automotive applications. When the input diodes are used as clamps for logic level translation, the input current should be kept to 2mA or less.



$$I_I = \frac{5.3 \text{ V}}{100 \text{ k}\Omega} = 63 \mu\text{A}$$

$$I_O = \alpha I_I = 0.05 \times 63 \mu\text{A} = 3.15 \mu\text{A}$$

$$V_{IL}(B) = 3.15 \mu\text{A} \times 100 \text{ k}\Omega = 0.315 \text{ V}$$

$$V_{IL} \text{ max (spec.)} = 1.5 \text{ V} \quad \text{Noise Margin} = 1.5 \text{ V} - 0.315 \text{ V} = 1.2 \text{ V Approx.}$$

Fig. 13 - 12V-to-5V logic-level conversion at HC inputs using 100kOhm series resistors

Input-Voltage Considerations and Maximum Forward-Diode Input Current Limits

As a general rule, CMOS logic devices employing input clamp diodes (Fig. 9) to minimize ESD effects should be operated between the power supply rails. If the input series polysilicon resistor shown in Fig. 9 is not considered, then the rule is:

$$-0.5\text{V} \leq V_{IN} \leq (V_{CC} + 0.5\text{V})$$

This rule is the industry standard (JEDEC Std. No 7) and is intended to keep users from damaging devices because the devices of some HC/HCT device manufacturers the devices do not have the built-in input series polysilicon resistor. RCA HC/HCT data sheets continue to show the conservative rating established by JEDEC. However, RCA HC/HCT device inputs are capable of meeting the following rating: $-1.5\text{V} \leq V_{IN} \leq V_{CC} + 1.5\text{V}$.

Furthermore, RCA devices, except for special cases such as transceivers and analog switches or multiplexer signal inputs, can reliably operate with the $\pm 1.5\text{V}$ rule without logic errors. Beyond $\pm 1.5\text{V}$, maximum forward current poses a second limitation with respect to the V_{CC} and GND rail. This QMOS and JEDEC rating is $\pm 20\text{mA}$ of transient current maximum forced into inputs or outputs.

Latch-Up

Definition

Latch-up within CMOS IC structures may be initiated or triggered by voltage overshoot or undershoot at inputs, outputs, or supply terminals. A high transient voltage or current at any one or combination of these terminals may initiate turn-on of an SCR-type 4-layer diode parasitic bipolar device, as shown in the simplified diagram of Fig. 14. This parasitic structure, when triggered on, keeps the supply voltage below the V_{CC} voltage and thus permits a high supply current of several hundred mA to flow (see Fig. 14). The resistor values of r_c , r_{bb}^1 and r_{bb}^2 are dependent on circuit layout geometry and p+ and n+ doping levels.




Fig. 14 - Simplified diagram of CMOS 4-layer diode structure

The lower the value of these resistors, the less voltage drop that will occur. A much higher trigger current, therefore, will be required to induce turn on of the SCR structure shown in Fig. 14.

Also important are established layout rules and process parameters that minimize the current gain (Beta) of the parasitic NPN and PNP transistors shown in Fig. 14.

Latch-Up Capability

The trigger current that could potentially trigger latch-up of QMOS ICs is typically $\pm 80\text{mA}$ at any input or output terminal. Measurements are made at all terminals (see next section for preferred measurement technique), so that these terminals have a minimum acceptable latch current of $\pm 40\text{mA}$. The absolute maximum rating in the QMOS data sheet and in the industry JEDEC Standard No. 7 is $\pm 20\text{mA}$. The possibility for transient currents in applications are more likely to appear at input terminals where interfaces could cause voltage transients. The voltage required to induce the $\pm 40\text{mA}$ measured capability and the $\pm 80\text{mA}$ typical capability of QMOS ICs as illustrated in Fig. 15, is established by the QMOS built-in 120 ohm minimum current-limiting polysilicon resistor at logic inputs.

Equations:

$$V_T = I_T R + V_D + V_{CC}$$

$$-V_T = -I_T R - V_D$$

$$R = 120 \text{ ohms}$$

$$V_D = 0.7V$$

$$V_{CC} = 4.5V$$

Values:

$$V_T = 40mA \times 0.12k \text{ ohms} + 0.7V + 4.5V = 10V \text{ min.}$$

$$V_T = 80mA \times 0.12k \text{ ohms} + 0.7V + 4.5V = 14.8V \text{ typ.}$$

$$-V_T = -40mA \times 0.12k \text{ ohms} - 0.7V = -5.2V \text{ min.}$$

$$-V_T = -80mA \times 0.12k \text{ ohms} - 0.7V = -10.3V \text{ typ.}$$




Fig. 15 Input latch transient voltage determination

As developed in Fig. 15, the minimum and typical $\pm V_T$ transient input voltages required to induce either $\pm 40mA$ or $\pm 80mA$ are relatively large, and far greater than the transients induced in 5V systems where 2 or 3 volts of ringing transients can be induced via wiring inductance effects. This $\pm 40mA$ QMOS capability is truly a "latch-up free" condition for operation in a 2V to 6V system. If transients are induced in a particular application beyond $+10V/-5.2V$, then the use of external series-limiting resistors are advised to keep transient currents below $\pm 40mA$. Another consideration is unused inputs. If unused QMOS inputs are tied to a V_{CC} of $+5.5V$ and the V_{CC} of the QMOS IC is temporarily grounded, for example, in a 2-power supply system, or when PC cards are replaced with power on, no possibility of latch-up will exist because the input current will be limited to $\pm 40mA$ via the built-in 120-ohm polysilicon series resistor.

Measuring Latch-Up Sensitivity
Caution

The test methods that follow can damage devices if the following **precautions are not strictly observed.**

- Apply currents for 1ms (min) to 5 seconds (max).
- Limit power supply currents to 200mA.
- Allow a cool-down period between successive tests to be equal to or greater than the time that is required to apply trigger current.
- These tests may be safely adapted to bench-testing with meters or use of a curve tracer

1. Static Input or Output Triggering for Latch-up

V_{CC} supply to 200mA
For input triggering connect other inputs to V_{CC} or GND

All valid logic conditions are subject to test.

For Output Triggering (Figs. 16c/d):

- $-I_O$ - Active outputs must be set low
- $+I_O$ - Active outputs must be set high
- 3-State outputs - Also set output to high-impedance state

Apply trigger current first (Fig. 17)

- Apply $\pm I_I$ or $\pm I_O$ (Fig. 16)
- Raise V_{CC} to $\pm V_{CC} \text{ max.}$
- After the trigger duration, reduce trigger current to zero
- If I_{CC} is less than its quiescent value, the device is not latched.

If the quiescent value of I_{CC} is out of specification, the input and output structure should be electrically checked to determine if the I/O circuitry is damaged and latch-up did not occur. Further device analysis may be required to verify if latch-up did indeed occur.




Fig. 16 - Test set-up for positive and negative trigger current




Fig. 17 - Latch test waveforms

2. V_{CC} Triggered Latch-Up Test by Over-Voltage on V_{CC} (Fig. 18)

Latch-up can occur if the voltage of the power supply is raised above the absolute maximum supply voltage rating.

Apply a V_{CC} overvoltage of $2X V_{CC} \text{ max.}$ referenced to GND using a 100-mA limited supply.




Figure 18: Test set-up for V_{CC} over-voltage latch trigger
Measure the V_{CC} voltage. If it is less than $V_{CC} \text{ max.}$, the part has latched.

Output Characteristics

QMOS outputs make use of a complementary symmetry transistor configuration, which is different from the LSTTL totem-pole output; both outputs are shown in Fig. 19. QMOS outputs meet the voltage-level requirements necessary to interface to QMOS inputs, and the drive and current requirements needed to interface to bipolar inputs; i.e., TTL, LS, ALS, AS, FAST, etc.

The outputs of the QMOS devices are classified into two categories: standard and bus drive. The two outputs differ in the output transistor widths needed to meet JEDEC standard drive and current requirements. Both standard outputs and bus drive outputs may be active (2-state) or 3-state with a high-impedance mode added and where both the PMOS and NMOS transistors are off. Another type of QMOS output is the open-drain output of the HC/HCT 03 Quad NAND gate shown in Fig. 20. This output has no intrinsic or added diode connected to V_{CC} at the output. The output of this device may be connected to an external load terminated at up to 10V. Thus, outputs can be pulled up above a nominal 5V supply for up-level voltage conversion.

The HC/HCT03 is the only QMOS gate type whose outputs can be used for a "wired OR" arrangement.




Fig. 19 - Comparison of HC/HCT (a) and LSTTL (b)




Fig. 20 - HC/HCT 03 output circuit




Fig. 21 - Inherent diodes protecting HC/HCT outputs.

Output Protection

The outputs in a QMOS device are protected from ESD damage by diodes. Figure 21 shows these diodes. These intrinsic diodes are effective because of the large geometries (widths) of the output transistors. These diodes are the drain to n-substrate junction of the p device and the drain to p-well junction of the n device. This network provides protection to voltage levels typically greater than 3kV in all ESD discharge modes pertaining to the output (see Fig. 9).

Output Currents

QMOS outputs are specified for both CMOS and LSTTL loads. CMOS inputs are voltage sensitive and the only current is leakage current. The output voltage test for CMOS interfacing is specified for I_o at $\pm 20\mu A$ (20 CMOS loads). The outputs are also specified at $I_o = 4mA$ (10 LSTTL loads) and 6mA (15 LSTTL loads) for standard and bus-drive outputs, respectively. The corresponding V_{OL} (max) and V_{OH} (min) for the outputs, are illustrated in Table III.

The maximum current per output pin (I_o) is $\pm 25mA$ and $\pm 35mA$ for standard and bus-drive outputs, respectively. This maximum current rating is specified when the outputs are in their active regions: $-0.5V < V_o < V_{CC} + 0.5V$. The maximum current rating per power pin, V_{CC} or ground, is 50mA and 70 mA, respectively, for standard or bus-drive outputs.

When the output voltage exceeds V_{CC} or is below ground by greater than 500mV, the output protection diodes turn on and conduct current. The maximum diode transient current, I_{oK} , should not exceed $\pm 40mA$ to avoid latch-up as described earlier.

Table III - Output Drive Specifications

Characteristic	Test Conditions/Limits ($V_{CC} = 4.5V$)				
	I_o	25° C	-40 to 85° C	-55 to 125° C	Unit
High-Level Output Voltage, $V_{OH}(\min)$	-20uA	4.4	4.4	4.4	V
	-4mA	3.98	3.84	3.7	V
	-6mA	3.98	3.84	3.7	V
	(Bus)				
Low-Level Output Voltage, $V_{OL}(\max)$	20uA	0.1	0.1	0.1	V
	4mA	0.26	0.33	0.4	V
	6mA	0.26	0.33	0.4	V
	(Bus)				

Output-Current and Interfacing Capability

A comparison of the output drive capabilities for QMOS with those of LSTTL is as follows:

LSTTL capability is usually expressed in unit loads (ULs) where the load is specified to be an input of the same family. This specification assures that the worst case low and high input thresholds will be met and the existing margins of noise immunity preserved.

QMOS capability is expressed as source/sink current at a specified output voltage. Since QMOS requires virtually no input current, the unit load concept does not apply.

With a specified output drive of 0.4mA at 0.4V, the QMOS-to-QMOS interface capability exceeds 1000 ULs, and with a 20uA/0.1V specification, the QMOS capability is 20ULs. Each standard QMOS output has a drive capability of ten LSTTL loads and maintains a V_{OL} of 0.4V over the full temperature range. Bus driver outputs can drive 15 LSTTL loads under the same conditions.

The output drive capabilities of QMOS expressed in LSTTL unit loads are shown in Table IV.

Output Curves

Output current derating versus temperature is shown in Fig. 22 and is valid for all types of output. Output source and sink drives at $V_{CC} = 2, 4.5,$ and $6V$ are given in Figs. 23 to 26 which show output currents versus output voltages. These curves indicate the typical output current at $25^{\circ}C$ and minimum output currents that can be expected at $25^{\circ}C, 85^{\circ}C,$ and $+125^{\circ}C,$ and can also serve as a design aid in interface applications and for calculating transmission line effects on charging highly capacitive loads.

Note to Figs. 22 to 25: The expected minimum curves are included as an aid to equipment designers, and are tested only at the points indicated on device data sheets.




Fig. 22: Output current derating vs. ambient temperature.








Fig. 23: Standard output n-channel sink current (I_{OL}) for $V_{CC}=2V, 4.5V,$ and $6V.$

Table IV: Comparison of Output Drive Capabilities


LS Device	Output Drive	HC/HCT Equivalent	Output Type	Output	Drive
74LS00	4 mA 10 UL	74HC00	Standard	4 mA	10 UL
74LS138	4 mA 10 UL	74HC138	Standard	4 mA	10 UL
74LS245	12 mA 30 UL	74HC245	Bus	6 mA	15 UL
74LS374	12 mA 30 UL	74HC374	Bus	6 mA	15 UL




92CS-38912




92CS-38909




92CS-38911



92CS-38908




92CS-38910




92CS-38907

Fig. 24: Standard output p-channel source current ($-I_{OH}$) for $V_{CC}=2\text{V}$, 4.5V, and 6V.


Fig. 25: Bus-driver output n-channel sink current (I_{OJ}) for $V_{CC}=2\text{V}$, 4.5V, and 6V.



92CS-38906



92CS-38905



92CS-38904

Fig. 26: Bus-driver output p-channel source current ($-I_{QH}$) for $V_{CC}=2V, 4.5V,$ and $6V$.

Dynamic Characteristics

The RCA QMOS family is designed to meet the dynamic switching speeds and operating frequency of low-power Schottky TTL. When compared to metal-gate CD4000 and 74C series CMOS, QMOS shows a 10 to 1 improvement in ac performance. QMOS types feature balanced propagation delays and transition times specified at conditions similar to LSTTL at a nominal $V_{CC}=5V$ and $C_L=15pF$, so that the user can relate to the equivalent LSTTL specification. Switching speed limits for QMOS are given at a more realistic V_{CC} of 4.5V and a C_L of 50pF. Test waveforms for the HC and HCT types are shown at the end of this section.

Capacitive Load (C_L) Determination

The external capacitive loading (C_L) seen by a QMOS output is required to calculate the propagation delay and operating power dissipation of a logic function. The three components of C_L at a logic node are:

1. $n C_{IN}$ where n is the fan-out.
2. $m C_{OUT}$ where m is the number of three-state outputs on a logic bus.
3. C_{STRAY} which is the effective wiring and interconnect capacitance.

$$C_L = n C_{IN} + (m - 1) C_{OUT} + C_{STRAY} \quad (1)$$

C_{IN} is shown in Fig. 27 for typical HCT and HC type inputs. Note that C_{IN} has peak values at the respective switch points of HCT (1.4V) and HC(2.5V). Capacitance on either side of the peak is a summation of package, lead-frame, reverse-biased input diode, and CMOS gate-to-source/drain capacitance. The peak capacitance results from the Miller multiplication of C gate-to-drain in the high-gain linear-transition region. The values of C_{IN} that most typically represent the average loading effect are 4pF for HCT inputs and 3pF for HC inputs. C_{IN} for HCT inputs is higher than that for HC inputs because of the required large gate-to-source/drain capacitance of the large NMOS device widths.




Fig. 27: C_{IN} as a function of V_{IN} .

Output capacitance (C_{OUT}) is typically 10pF for both HCT and HC-type bus-driver outputs when these versions are in their high-impedance state, the only state where C_{OUT} loading is a factor.

The wiring and interconnect capacitance (C_{STRAY}) is determined by estimates of interconnect capacitance and wiring capacitance. These capacitances are highly variable because of differences in interwiring techniques. An often used high-speed wiring technique utilizes strip line with 100-ohm characteristic impedance. C_{STRAY} in this case, is typically 20pF per foot. Capacitances of sockets and connectors are available from their manufacturers.

In a bus system, C_{STRAY} is the largest single C_L component, as the following example illustrates:

Bus Specification:

- No. of fan-outs (n) = 10
- No. of bus drivers (m) = 5

From Equation (1):

$$C_L = 10 \times 2.5\text{pF} + 4 \times 10\text{pF} + 7 \times 20\text{pF} = 25\text{pF} + 40\text{pF} + 140\text{pF} = 205\text{pF}$$

Propagation Delays

Propagation Delays Vs. Supply Voltage

The dynamic performance of a CMOS device is related to its drain characteristics. The drain characteristics are related to the thresholds and gate-to-source voltage potential, V_{gs} . The V_{gs} voltage is equal to the power supply voltage, V_{CC} . Therefore, a reduction in V_{CC} adversely affects the drain characteristics which, in turn increases the propagation delays. An increase in V_{CC} decreases the propagation delays.

The voltage range of the HCT version is $5V \pm 10\%$. Over this range, the effects of propagation delays on performance are minimal. However, the voltage range recommended for the HC version is 2 to 6V. Over such a wide range, the effects on dynamic performance of propagation delay and operating frequency (See Fig. 28) are appreciable.

Propagation Delay Vs. Capacitance

Propagation delay vs. capacitance for the RCA family of HC/HCT types is similar to that of LSTTL types which HC/HCT types may replace in present or new applications.

To determine a propagation delay maximum limit at any value of capacitive loading up to 300pF, the following equation is used:

$$t_{PD}(C_L) = t_{PD}(50\text{pF}) + t(C_L) [C_L - 50\text{pF}] \quad (2)$$

Where:

- $t_{PD}(C_L)$ = maximum propagation delay at the desired C_L
- $t_{PD}(50\text{pF})$ = maximum propagation delay from device data sheet at 2V, 4.5V, or 6V (See Table V).
- $t(C_L)$ Maximum (ns/pF) multiplying factor from the following table:


V_{CC}	$t(C_L)$ (ns/pF)	
	Std. Output	Bus Output
2V	0.272	0.187
4.5V	0.102	0.068
6V	0.082	0.056

Propagation Delay Vs. Temperature


Because an increase in temperature causes a decrease in electron and hole mobilities, a temperature increase will cause an increase in propagation delays. Correspondingly, ac performance improves with lower temperatures. Typically, speeds derate linearly from 25°C at about -0.3%/°C.

The propagation delay, therefore, can be computed at any temperature between -55°C and +125°C by using the following relationship:

$$t_{PD}(T) = t_{PD}(25^\circ\text{C}) + [(T(^\circ\text{C}) - 25) (0.003\text{ns}/^\circ\text{C})] \quad (3)$$



(a)



(b)

Fig. 28: Typical switching speed characteristic versus supply voltage normalized to 4.5V.

Output Transition Times

Table V shows the RCA standard and maximum ratings for output transition times applicable to all standard and bus-driver outputs. Typical values are approximately one-half the maximum values. Practical unspecified minimum values are one-fourth the limit values.

Table V - Output Transition Time Limits for $C_L = 50\text{pF}$

Output	$V_{CC}(V)$	Maximum Output Transition Times (ns)		
		$T_A = 25^\circ C$	$T_A = 85^\circ C$	$T_A = 125^\circ C$
Standard	2	75	95	110
	4.5*	15	19	22
	6	13	16	19
Bus Driver	2	60	75	90
	4.5*	12	15	18
	6	10	13	15

*Specification for CD54HCT and CD74HCT types.

Output Transition Time Vs. Capacitive Loading

To determine the maximum output transition time on any capacitive loading up to 300pF, the following formula is used:

$$t_r(C_L) = t_r(50\text{pF}) + t'(C_L) [C_L - 50 \text{ pF}] \quad (4)$$

Where:

- $t_r(C_L)$ = maximum transition time at the desired C_L
- $t_r(50\text{pF})$ = limit at 2V, 4.5V, or 6V(Table V)
- $t'N(C_L)$ = (ns/pF) multiplying factor from the following table:

V_{CC}	$t'(C_L)$ (ns/pF)	
	Std. Output	Bus Output
2V	0.544	0.374
4.5V	0.204	0.131
6V	0.170	0.110

Transition Time Vs. Temperature

Transition time at HC/HCT outputs typically changes by $-0.3\%/^\circ C$. Equation (3) used to compute increase in propagation delay with temperature (see above), can also be used to compute transition time at any temperature by simply substituting t_r for t_{PD} .

Clock Pulse Considerations

All HC/HCT flip-flops and counters contain master-slave devices with level-sensitive clock inputs. As the voltage at the clock input reaches the threshold level of the device, data in the master (input) section is transferred to the slave (output) section. The use of voltage threshold levels for clocking is an improvement over ac-coupled clock inputs, however, these levels make these devices somewhat sensitive to clock-edge rates. The threshold level is typically 50% of V_{CC} for HC devices, and 28% of V_{CC} for HCT devices (1.4V at $V_{CC} = 5V$). Temperature has little effect on the clock threshold levels.

When clocking occurs, the internal gates and output circuits of the device dump current to ground. This condition results in a noise transient that is equal to the algebraic sum of internal and external ground plane noise. When a number of loaded outputs change at the same time, it is possible for the chip ground reference level (and therefore, the clock reference level) to rise by as much as 500mV. If the clock input of a positive-edge triggered device is at or near its threshold during a noise transient period, multiple triggering can occur. To prevent this condition, the rise and fall times of the clock inputs should be less than 500ns at $V_{CC} = 4.5V$, the data sheet maximum value.

In the HC/HCT family, several flip-flops have a Schmitt-trigger circuit at their clock input. This circuit increases the maximum permissible rise/fall time on the clock waveform. The RCA flip-flop types HC/HCT 73, 74, 107, 109 and 112, have special Schmitt-trigger circuits which increase their tolerance to slow rise/fall times and to high levels of ground noise.

Maximum permissible input-clock pulse-frequency ratings on each clocked device type data sheet requires a 50% duty cycle input clock. At these rated frequencies, the outputs will swing rail-to-rail, assuming no dc load on the outputs. This feature is a very conservative and highly reliable method of rating clock-input-frequency limits which for HC/HCT devices, equal or exceed LSTTL ratings.

Power Consumption

The power consumption of a HC/HCT device is composed of two components: one static, the other dynamic. The static component is the result of quiescent current caused principally by reverse junction leakage. The dynamic component results from transient currents required to charge and discharge the capacitive loads on logic elements, that is, transient currents caused by internal and external capacitance, and transients resulting from the overlapping of active p and n transistors. Internal chip power consumption is represented by the value C_{PD} .

Two equations are used to compute the total IC power consumption. The first equation (A) is applicable to an HC or HCT device when the inputs are driven from GND to V_{CC} (rail-to-rail), as follows:

Equation (A):

$$P = P_{DC} + P_{AC}$$

$$P = I_{CC}V_{CC} + C_{PD}V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$$

- Where:
- I_{CC} = Quiescent Current (Ref. Table VI)
- V_{CC} = Supply Voltage
- f_i = Input Frequency
- f_o = Output Frequency
- C_{PD} = Device Equivalent Capacitance
- C_L = Load Capacitance

The second equation (B) is applicable only to an HCT device where specific input pins are driven at LSTTL levels defined as $V_{IN} = V_{CC} - 2.1V$:

Equation (B):

$$P = P_{DC} + P_{AC}$$

$$P = I_{CC}V_{CC} + \Delta I_{CC}V_{CC}D + C_{PD}V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$$

- Where:
- ΔI_{CC} = Added dc current when $V_{IN} = V_{CC} - 2.1V$ (LSTTL level)
- D = Duty cycle of clock (% of time HIGH)

Table VI - Temperature - Dependent Ratings

	LIMIT						Units
	V _{IN}	V _{CC}	T _A = 25° C		-40 to +85° C	-55 to +125° C	
			typ	max	74HCT MAX	54HCT MAX	
ΔI _{CC} additive dc current per input pin (1-Unit)	V _{CC} - 2.1V	4.5V to 5.5V	100	360	450	490	μA

Table VII HC/HCT and LSTTL Maximum Quiescent Current at V_{CC} = 5V

Device Complexity	HC/HCT				LSTTL 125° C
	Typical 25° C	Limit			
		25° C	85° C	125° C	
SSI	2 nA	2 μA	20 μA	40 μA	4.4 mA
FF	4 nA	4 μA	40 μA	80 μA	8 mA
MSI	8 nA	8 μA	80 μA	160 μA	10 mA to 95 mA

The temperature dependent ratings for I_{CC} are given in the table below:

HCT load table by type shown on each data sheet:

Example:	Input	Unit Multiplier
	All	X 0.6

The dynamic power due to outputs is the sum of the ac power at each output. The user must independently determine the C_L and the average frequency at each output. The latter requires estimating the average frequency of data nodes in a logic system. For example, for HC/HCT counter types, each output is inherently operating at different frequencies.

The source of the C_{PD} or device equivalent-power-dissipation capacitance is made up of 2 sources of internal device power consumption:

- 1) Power consumed by charge and discharge of internal device capacitance.
- 2) Power consumed through current switching transients.

Fig. 29 illustrates the typical I_{CC} vs. V_{IN} characteristic of HC type devices. Note that when V_{IN} = 0.1V or (V_{CC} - 0.1V), zero current flows. Thus, no ΔI_{CC} component is required for computing the power consumption of HC device types. However, the transient switching components of an IC consume power and are a part of the C_{PD} value.

Fig. 30 illustrates the typical I_{CC} vs. V_{IN} characteristic of HCT type devices. Again, if input voltages are 0.1V or (V_{CC} - 0.1V), no ΔI_{CC} value exists. Also for V_{IN} = 0.4V, ΔI_{CC} is zero. If V_{IN}, however, is an LSTTL logic high level of (V_{CC} - 2.1V) or approximately 3V for V_{CC} = 5V, then **significant** ΔI_{CC} does exist and is indicated in equation (B) as the ΔI_{CC} component.




Fig. 29: I_{CC} vs. V_{IN} for RCA HC types

The special input design of RCA's HCT types greatly reduces the value of ΔI_{CC} such that the added power is very small; for example, RCA's HCT power is minimal compared to LSTTL power. If this special input circuitry were not used, the ΔI_{CC} values would be relatively high as demonstrated by the dashed line in Fig. 30, and the HCT type would not have very low power when compared to LSTTL.

NOTE: The low value of I_{CC} is due to a special input design that provides a true low-power HCT capability.




Fig. 30: I_{CC} vs. V_{IN} for HCT types

Because appreciable current flows during device input switching as shown in Figs. 29 and 30, it is important to maintain fast input rise and fall times. The JEDEC and RCA recommended maximum input rise and fall times are:

- 1000 ns for $V_{CC} = 2V$
- 500 ns for $V_{CC} = 4.5V$
- 400 ns for $V_{CC} = 6V$

Since maximum output transition times are 15ns for the standard logic types and 12ns for bus drivers, a designer must only be concerned with exceeding the rise and fall times shown above for interfacing or linear mode operation in applications such as RC oscillators, crystal oscillators, and amplifiers using the HCU04 types.

When Schmitt-trigger types HC/HCT14 and 132 are used for either shaping up slow signals or as RC oscillators, power is increased due to prolonged through-current. For further information on oscillators and their power consumption, refer to RCA Application Note (ICAN-7337), "Astable Multivibrator Design Using High-Speed QMOS IC's".

The adverse effects of power transitions is another reason to maintain input rise and fall times under the recommended limits. Longer transitions may cause oscillations of logic circuits (and hence, logic errors) or premature triggering depending on system V_{CC} and GND noise, which are amplified when input signals hover near the switching voltages illustrated in Figs. 29 and 30. To reduce the effects of slower transitions, the use of Schmitt trigger types is recommended.

Comparison to LSTTL Power

The dynamic power consumption of HC/HCT devices is frequency dependent, but it should be noted that LSTTL power consumption is also frequency dependent at frequencies greater than 1MHz. At frequencies less than 1MHz, the dynamic component is negligible compared to the static component. The average power consumption of HC/HCT and LSTTL equivalents is illustrated in Fig. 31 for four device types. Because all of the functions in a multi-functional LSTTL device are biased when power is applied, the HC/HCT device characteristics are plotted for a single function and for the total package for the purposes of comparison.

Some observations from Fig. 31 are:

- 1) For SSI gate types, the HC/HCT power approaches LSTTL power at about 1MHz.
- 2) For higher complexity types such as the RCA HC/HCT 138 3-of-8 line decoder/demultiplexer shown in Fig. 31(c), HC/HCT power approaches LSTTL power at above 10MHz.




Fig. 31 - Power versus frequency graphs for the (a) LS/HC/HCT00, (b) LS/HC/HCT74, (c) LS/HC/HCT138, and (d) LS/HC/HCT243.

3) Fig. 31 implies continuous operation at the frequencies shown, however, most practical applications of logic in microcomputer systems have variable operation or data/address signal rates. The average operating frequency is much below the peak operating frequency — particularly in the 100KHz region where power savings over LSTTL are several orders of magnitude.

Power-Supply Considerations

Power-Supply Voltages

The RCA HC and HCU versions have a power supply range of 2 to 6V; the absolute maximum voltage rating is 7V. The ability to use RCA's HC types with a 2V supply makes these devices particularly useful in battery-operated equipment, especially systems including memories that feature 2V standby operation. The absolute maximum supply or ground current, per pin, is $\pm 50\text{mA}$ for types with standard output drive, and $\pm 70\text{mA}$ for types with bus driver outputs.

The operating supply-voltage range for RCA's CD74HCT types is 4.5V to 5.5V, $5\text{V} \pm 10\%$. These figures indicate that there is more tolerance in the regulation of the low-current system supply than is the case with other technologies. The maximum voltage indicated for HC and HCU versions also applies to HCT versions. The advantages of using HC/HCT/HCU with its wider voltage supply range are illustrated in Fig. 32.




Fig. 32: Power-supply ranges for CD74HCT, CD74HC and CD74HCU versions of the RCA family of devices and 74LS series types.

Battery Back-Up

Battery back-up can be easily implemented in systems of RCA's HC/HCU devices. An example of this arrangement is shown in Fig. 33. The minimum battery voltage required is only 2V plus one diode drop.

In the example, RCA's High-to-Low Level Shifters (HC4049 or HC4050) are used to prevent the flow of positive input currents into the system due to input voltage levels greater than one diode drop above V_{CC} . If the circuit design is such that input voltages can exceed V_{CC} , then external resistors should be included to limit input currents to 2mA. External resistors may also be necessary in the output circuits to limit currents to 2mA, if the output can be pulled above V_{CC} or below GND. These currents are due to inherent V_{CC} /GND diodes that are present in all outputs, including three-state outputs.




Fig. 33 - Example of an HC/HCU system with battery back-up.

Power Supply Regulation and Decoupling

The wide power supply range of 2 to 6V may suggest that voltage regulation is not necessary, but it must be realized that a changing supply voltage affects system speed, noise immunity and power consumption. Because noise immunity, and even the correct operation of the circuit, can be affected by noise spikes on the supply lines, therefore, matched decoupling is always necessary in dynamic systems.

Both HC and HCT types have the same power supply regulation and decoupling requirement. The best method of minimizing spiking on the supply lines is by implementing good power supply and ground bussing and having low ac impedances from the V_{CC} and GND pins of each device. Because the minimum value of a decoupling capacitor depends on the voltage spikes that can be allowed, it is a general rule to restrict ground and V_{CC} noise peaks to 400mV. A local voltage regulator on the printed-circuit board can be decoupled using an electrolytic capacitor of 10 to 50 μF .

Localized decoupling of devices can be provided by a 22nF capacitor for every two to five packages, and a 1 μF tantalum capacitor for every ten packages. The V_{CC} line of bus driver circuits and level sensitive devices can be effectively decoupled from instantaneous loads by a 22 nF ceramic capacitor connected as close to the package as possible.

A practical example of determining the value of a decoupling capacitor is as follows: assume that a buffer output sees a 100-ohm dynamic load and that the output low-to-high transition is 5V, then the current demand is 50 mA per output. For an octal buffer, the current demand would be 0.4A per package, in approximately 6 nS.

The following formula can also be used to determine the value of a decoupling capacitor:

$$\text{The term } Q = CV \text{ is differentiated to obtain } \frac{\Delta Q}{\Delta t} = C \frac{\Delta V}{\Delta t}$$

$$\text{Since } \frac{\Delta Q}{\Delta t} = I, \text{ the equation becomes } I = C \frac{\Delta V}{\Delta t}$$

$$\text{Hence: } C = \frac{I \Delta t}{\Delta V}$$

For an octal buffer, assuming a change in V_{CC} or GND of 0.4V, then;

$$C = \frac{0.4 \text{ A} \times 6 \times 10^{-9} \text{ S}}{0.4 \text{ V}} = 6 \times 10^{-9} \text{ F} = 6 \text{ nF.}$$

For further information on power-supply regulation and decoupling, refer to RCA Application Note ICAN7329, "Power-Supply Distribution and Decoupling for QMOS High-Speed IC's."


Interfacing

Because of the characteristics of the CMOS output, the HC/HCT family is very versatile in interfacing between different logic families. This capability including the corresponding fanout is illustrated in Fig. 34.

Note that the fanout to CMOS devices is limited only by the input rise and fall times, which are dependent on the capacitive loading, C_L . This dependence can be computed by the following relationship:

$$t_{R, F} = 2.2 RC_L \quad (5)$$

where R is the impedance of the output.



Fanout From:	To Corresponding Logic Families:					
HC/HCT	TTL	LS	ALS	FAST	S/AS	4000, 74C
Standard Types	2	10	20	6	2	See Text
Bus Drivers	3	15	30	10	3	See Text

Fig. 34 - HC/HCT interfacing capability and corresponding fanout to other logic families

RCA's HC types cannot be driven from any of the TTL families because the TTL output voltage high, V_{OH} (min), does not satisfy the HC input voltage high, V_{IH} (min) specification. The HCT types can be directly interfaced to the TTL families because the HCT input voltage high, V_{IH} (min) is less than the TTL output voltage high, V_{OH} (min). To meet minimum V_{IH} requirements, HC types can use a pull-up resistor as illustrated in Fig. 35.




Fig. 35 - Use of pull-up resistor to interface TTL and HC devices.

However, the use of a pull-up resistor will not give optimum performance because as noted in Fig. 35, the resistor tends to slow down system speed, increase power dissipation, decrease noise margin, and decrease fan-out.

For further information on interfacing, refer to RCA Application Note ICAN7325, "Interfacing HC/HCT QMOS Logic with Other Families and Various Types of Loads."

Logic-Level Conversion

The HC/HCT family contains logic-level conversion types necessary to interface high-voltage logic levels (up to 15V common in control and automation systems) to low voltage levels (down to 2V) as shown in Fig. 36.




Fig. 36 - High-to-low logic level conversion

The Quad open-drain NAND gate (HC/HCT03) is used to convert from HC (2V to 6V) or HCT (TTL or CMOS) logic levels up to 10V output logic levels as shown in Fig. 37. R_L can be a very wide range of values. For design of this output interface, use




Fig 37 - Low-to-high logic-level conversion

the output N-MOS transistor characteristics of Fig. 23. The minimum value of R_L is that necessary to keep the output current below the 25mA HC/HCT family maximum rating. A large value of R_L will prolong the output rise time.

System (Parallel) Clocking

When utilizing the HC/HCT family in synchronously clocked systems the following guidelines should be followed. Because of variations in switching points between devices, a slow clock edge could cause a logic error. If data in one of the synchronously clocked circuits changes before the switching point of the next sequential circuit is reached, a logic error will occur. This situation is illustrated in Fig. 38.

- VS1 = Switching point, device 1
- VS2 = Switching point, device 2
- tp = Propagation delay

Because of variations in input threshold voltages among RCA's HC-version devices, the maximum clock-pulse rise or fall time should adhere to the following relationship:

$$t_r, t_f (\text{max}) < 2t_p (\text{max}) \quad (6)$$

In a system where HC, HCT, and TTL-type families are mixed, the maximum clock pulse rise or fall times should adhere to the following relationship:

$$t_R, t_F (\text{max}) < t_P (\text{max}) \quad (7)$$

It is recommended that a Schmitt-trigger circuit be utilized if wave-shaping is required.

The maximum rise or fall time into any RCA HC or HCT device must be limited to 1000, 500, and 400 nS at 2, 4.5, and 6 volts, respectively. If these limits are exceeded, noise on the input or power supply may cause the outputs to oscillate during transition. This oscillation could cause logic errors and unnecessary power consumption.




Fig. 38 - Result of changing data in one synchronously clocked circuit before the switching point of the next sequential circuit is reached.

Drop-In Replacement

The use of RCA HCT family devices make it unnecessary to sacrifice noise margins, speed, and quiescent power dissipation in constructing interfaces to achieve mixed-technology designs. This performance is possible because HCT devices are TTL compatible and can directly replace LSTTL counterparts without the addition of pull-up resistors at the LSTTL outputs.

Fan-out capabilities should be taken into account when an HCT device is used to replace a TTL part. TTL fan-out is usually expressed in unit loads (ULs) and the load is specified to be an input of the same family. In fact, TTL fan-out is determined by the ability of the outputs to sink current (a TTL input usually sources current). The outputs of HCT devices are classified in two categories: standard and bus-driver. Table VIII shows the fan-out for the different TTL families.

For further information on drop-in replacements, refer to RCA Application Note ICAN7330, "Replacing LSTTL with QMOS High-Speed Logic IC's".

The fan-out values shown in Table VIII are derived at a voltage drop of maximum 0.4V (V_{OL}). In the "74" TTL ser-

ies, an extended V_{OL} value is often seen, e.g., 8 mA at 0.5V voltage drop for LSTTL. If this value is used in determining the fan-out of the TTL part, it can result in a higher fan-out than is possible with QMOS. This condition can be resolved by replacing as many of the driven TTL parts as possible by HCT devices to reduce the sink current requirement (the HCT input current is negligible). Furthermore, the use of HCT devices results in a substantial reduction in power dissipation.

Devices of the HCT family are power-saving, virtually drop-in replacements for LSTTL parts. The total power consumed by a system depends largely on the number of gates switching at any time and on the switching frequency, but in most systems only about 30% of all circuits switch at the maximum system frequency; 70% operate at far lower rates. Thus, even in systems using ALS, AS, S and FAST, the HCT family can be used with consequent power-savings and good reliability improvement in mixed technology designs.

Conversion of LSTTL Test to HCT Test

A simplified technique to convert an LSTTL test program to one that properly tests an HCT type is explained in RCA application note ICAN-7323 "Modification of LSTTL Test Programs to Test HCT High-Speed CMOS Logic IC's".

Bus Systems

Bus systems are commonly used in microcomputer applications. RCA CMOS devices are being increasingly used in these applications, for example, several CMOS versions of popular NMOS processors have recently been introduced.


There are several constraints imposed on microprocessor systems in industrial applications, such as electrically noisy environments, battery stand-by requirements and sealed, gas-tight enclosures. QMOS bus systems, e.g., the proposed CMOS STD bus (a non-proprietary CMOS bus proposed standard) provides a low power solution to virtually all of these problems. In comparison with older bipolar digital IC Bus standards, QMOS bus systems offer superior noise immunity, equal operating speed, lower power dissipation, wider supply voltage range, extended temperature range, and enhanced reliability.

In order to optimize results with QMOS, particularly in circuits which communicate directly with the bus, the use of only HC devices is recommended, because HC QMOS optimizes input-signal noise immunity with HC QMOS a new low-power bus termination can be introduced (see Fig. 39 (b)) which, unlike the conventional high-current TTL bus termination of Fig 39a, draws no heavy dc current and is more suited to QMOS outputs. Both HC and HCT QMOS have the identical rail-to-rail output drive.


The wider supply voltage range of HC type QMOS together with its lower power dissipation virtually eliminates problems caused by voltage drops along power

Table VIII: Fan-Out of HCT to TTL Elements

HCT	TTL	LS	ALS	FAST	S & AS
Standard	2	10	20	6	2
Bus-Driver	3	15	30	10	3



(a) Conventional terminations for TTL buses - 0.25 W per line or 2 W per octal drive and termination.



(b) Proposed low-power termination for CMOS STD bus equivalents.

92CS-38896

Fig. 39 - Bus Terminations

buses between cards in a system. It is possible for a circuit to pick up severe noise spikes or differential voltages via the card edge-input protection circuit. Such

pick-up can exceed the CMOS input current maximum ratings if the input current is not limited by a 10k-ohm series resistor in the QMOS logic line. This series resistor will limit transient current to ± 20 mA for external voltages of up to ± 200 V. However, for correct functioning, the dc input current should be kept below 2 mA. This type of card edge input protection is shown in Fig. 40.

In the circuit of Fig. 40, if the input diode current exceeds 2mA, a QMOS high-to-low level shifter should be used (e.g., HC4049, or HC4050).

Because QMOS bus-drivers do not have built-in hysteresis, slowly rising pulses should be avoided or devices with Schmitt-trigger action should be used, such as the QMOS flip-flop series HC/HCT73, 74, 107, 109, 112, or the dedicated Schmitt-trigger types HC/HCT14 and 132. The rise and fall times can be derived from the information given in the section, "Propagation Delays and Transition Times".




Fig. 40: Example of the card edge-input-protection circuit.

Standardized Capacitance Power Dissipation (CPD) Test Procedure

The purpose of the CPD number is to allow the user to estimate the actual power consumption of his system. Therefore, the table has been set up to exercise each device in the same manner as it would usually be used. Devices which are separable into independent sections are measured on a "per section" basis, the remaining are measured on a "per device" basis. Each part number's unique setup is listed in the "Pin Condition Table." The following paragraphs describe the generic set up for each class of devices:

All part numbers: Measurements are to be made at $T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$, and 3-state outputs both enabled and disabled.

Gates: Switch one input. Bias the remaining inputs such that the output switches.

Latches: Toggle as in a flip-flop.

Flip-flops: Switch the clock pin while changing "D" (or biasing "J" and "K") such that the output(s) change each clock cycle. For part numbers with common clocks, exercise the "D", "J", or "K" inputs of only one flip-flop. Set the inputs of the remaining flip-flops so they do not change state.

Decoders / Demultiplexers: Switch one address pin, which changes two outputs.

Data Selectors / Multiplexers: Switch one address input, with the corresponding data inputs at opposite logic levels, so that the output switches.

Counters: Switch the clock pin, with other inputs biased, such that the device counts.

Shift Registers: Switch the clock, adjust the data inputs such that the shift register fills with alternate 1's and 0's.

Transceivers: Switch one data input. For bi-directional transceivers enable only one direction.

One Shots: TO BE DETERMINED

Parity Generators: Switch one input.

Priority Encoders: Switch the lowest priority input.

Rams: TO BE DETERMINED

Display Drivers: Switch one input such that approximately half the outputs change state.

ALUs / Adders: Switch one least significant input bit, bias the remaining inputs so that the device is alternately adding 0000 (binary) or 0001 (binary) to 1111 (binary).

Since CPD is a measure of device power consumption, and not that of the driven load, each output would ideally be unloaded. However, this is impractical with automatic testers which often have 30 to 40 pF hanging on each pin. Therefore, each output which is switching should be loaded with the standard 50 pF. The equivalent load capacitance, based on the number of outputs switching and their frequency, is then subtracted from the measured gross CPD number to obtain the device's actual CPD value.


If a device is tested at a high enough frequency, static supply current will contribute a negligible amount to power consumption and can be ignored. Thus, it is recommended that power consumption be measured at 1 MHz and the following formula be used to calculate CPD:

$$\text{CPD} = \frac{(I_{CC})}{(V_{CC})(1E6)} - (\text{equivalent load capacitance})$$

EXPLANATION OF SYMBOLS

Key

- V = V_{CC} (+5 V)
- G = ground
- H = logic 1 (V_{CC}) – inputs at V_{CC} for HC types; 3.5 V for HCT types
- L = logic 0 (ground)
- D = don't care – either H or L but not switching
- C = a 50 pF load to ground
- O = an open pin; 50 pF to ground is allowed
- P = input pulse (see illustration)
- Q = half frequency pulse (see illustration)
- R = 1 kΩ pull-up resistor to an additional 5 V supply other than the V_{CC} supply
- B = both R and C



Pin Condition Table for CPD Tests

HC/ HCT Types	Equiv- alent Load (pF)	Pin Number																											
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
00	50	P	H	C	D	D	O	G	O	D	D	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-
02	50	C	P	L	O	D	D	G	D	D	O	D	D	O	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-
03	0	P	H	B	D	D	O	G	O	D	D	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
04	50	P	C	D	O	D	O	G	O	D	O	D	O	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
U04	50	P	C	D	O	D	O	G	O	D	O	D	O	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
08	50	P	H	C	D	D	O	G	O	D	D	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
10	50	P	H	D	D	D	O	G	O	D	D	D	C	H	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
11	50	P	H	D	D	D	O	G	O	D	D	D	C	H	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
14	50	P	C	D	O	D	O	G	O	D	O	D	O	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
20	50	P	H	O	H	H	C	G	O	D	D	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
21	50	P	H	O	H	H	C	G	O	D	D	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
27	50	P	L	D	D	D	O	G	O	D	D	D	C	L	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
30	50	P	H	H	H	H	H	G	C	O	O	H	H	O	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
32	50	P	L	C	D	D	O	G	O	D	D	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
42	100	C	C	O	O	O	O	O	G	O	O	O	L	L	L	P	V	-	-	-	-	-	-	-	-	-	-	-	
58	50	P	D	D	D	D	O	G	O	L	L	L	H	H	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
73	50	P	H	H	V	D	D	D	O	O	D	G	C	C	H	-	-	-	-	-	-	-	-	-	-	-	-	-	
74	50	H	Q	P	H	C	C	G	O	O	D	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
75	50	C	Q	D	D	V	D	D	O	O	O	O	G	P	O	O	C	-	-	-	-	-	-	-	-	-	-	-	
85	50	L	H	P	H	O	C	O	G	L	L	L	L	L	L	V	-	-	-	-	-	-	-	-	-	-	-	-	
86	50	P	L	C	D	D	O	G	O	D	D	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
93	47	Q	L	L	D	V	D	D	C	C	G	C	C	D	P	-	-	-	-	-	-	-	-	-	-	-	-	-	
107	50	H	C	C	H	O	O	G	D	D	D	D	P	H	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
109	50	H	H	L	P	H	C	C	G	O	O	D	D	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	
112	50	P	H	H	H	C	C	O	G	O	D	D	D	D	D	H	V	-	-	-	-	-	-	-	-	-	-	-	
123	100	L	H	P	C	O	O	O	G	D	D	D	O	C	O	R	V	-	-	-	-	-	-	-	-	-	-	-	
125	50	L	P	C	D	D	O	G	O	D	D	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
126	50	H	P	C	D	D	O	G	O	D	D	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
132	50	P	H	C	D	D	O	G	O	D	D	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
137	100	P	L	L	L	L	H	O	G	O	O	O	O	O	C	V	-	-	-	-	-	-	-	-	-	-	-	-	

Pin Condition Table (Cont'd)

HC/ HCT Types	Equiv- alent Load (pF)	Pin Number																											
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
138	100	P	L	L	L	L	H	O	G	O	O	O	O	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-	-
139	100	L	P	L	C	C	O	O	G	O	O	O	D	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-
147	50	H	H	H	H	H	O	O	G	C	H	P	H	H	O	O	V	-	-	-	-	-	-	-	-	-	-	-	-
151	100	D	D	L	H	C	C	L	G	L	L	P	D	D	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-
153	50	L	L	D	D	L	H	C	G	O	D	D	D	D	P	D	V	-	-	-	-	-	-	-	-	-	-	-	-
154	100	C	C	O	O	O	O	O	O	O	O	O	G	O	O	O	O	O	L	L	L	L	L	L	P	V	-	-	-
157	50	P	L	H	C	L	L	O	G	O	L	L	O	L	L	L	V	-	-	-	-	-	-	-	-	-	-	-	-
158	50	P	L	H	C	L	L	O	G	O	L	L	O	L	L	L	V	-	-	-	-	-	-	-	-	-	-	-	-
160	55	H	P	D	D	D	D	H	G	H	H	C	C	C	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-
161	50	H	P	D	D	D	D	H	G	H	H	C	C	C	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-
162	55	H	P	D	D	D	D	H	G	H	H	C	C	C	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-
163	50	H	P	D	D	D	D	H	G	H	H	C	C	C	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-
164	200	Q	H	C	C	C	C	G	P	H	C	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
165	50	H	P	D	D	D	D	C	G	C	Q	D	D	D	D	L	V	-	-	-	-	-	-	-	-	-	-	-	-
166	25	Q	D	D	D	D	L	P	G	H	D	D	D	C	D	H	V	-	-	-	-	-	-	-	-	-	-	-	-
173	25	L	L	C	O	O	O	P	G	L	L	D	D	D	Q	L	V	-	-	-	-	-	-	-	-	-	-	-	-
174	25	H	C	Q	D	O	D	O	G	P	O	D	O	D	D	O	V	-	-	-	-	-	-	-	-	-	-	-	-
175	50	H	C	Q	D	O	O	G	P	O	O	D	D	O	O	V	-	-	-	-	-	-	-	-	-	-	-	-	-
181	250	P	H	H	L	H	H	L	C	C	C	G	C	B	C	C	C	L	H	L	H	L	H	V	-	-	-	-	-
182	150	H	L	H	L	H	L	O	G	C	O	C	C	P	H	L	V	-	-	-	-	-	-	-	-	-	-	-	-
190	60	D	C	C	L	L	C	C	G	D	D	H	C	C	P	D	V	-	-	-	-	-	-	-	-	-	-	-	-
191	53	D	C	C	L	L	C	C	G	D	D	H	C	C	P	D	V	-	-	-	-	-	-	-	-	-	-	-	-
192	60	D	C	C	H	P	C	C	G	D	D	H	C	C	L	D	V	-	-	-	-	-	-	-	-	-	-	-	-
193	50	D	C	C	H	P	C	C	G	D	D	H	C	C	L	D	V	-	-	-	-	-	-	-	-	-	-	-	-
194	100	H	Q	D	D	D	D	C	G	H	L	P	C	C	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-
195	125	H	H	L	D	D	D	D	G	H	P	C	C	C	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-
221	100	L	H	P	C	O	O	O	G	D	D	D	O	C	O	R	V	-	-	-	-	-	-	-	-	-	-	-	-
237	100	P	L	L	L	L	H	O	G	O	O	O	O	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-	-
238	100	P	L	L	L	L	H	O	G	O	O	O	O	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-	-
240	50	L	P	O	D	O	D	O	D	O	G	D	O	D	O	D	O	D	C	D	V	-	-	-	-	-	-	-	-
241	50	L	P	O	D	O	D	O	D	O	G	D	O	D	O	D	O	D	C	H	V	-	-	-	-	-	-	-	-
242	50	L	O	P	D	D	D	G	O	O	O	C	O	L	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-
243	50	L	O	P	D	D	D	G	O	O	O	C	O	L	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-
244	50	L	P	O	D	O	D	O	D	O	G	D	O	D	O	D	O	D	C	D	V	-	-	-	-	-	-	-	-
245	50	H	P	D	D	D	D	D	D	D	G	O	O	O	O	O	O	O	C	L	V	-	-	-	-	-	-	-	-
251	100	D	D	L	H	C	C	L	G	L	L	P	D	D	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-
253B	50	L	L	D	D	L	H	C	G	O	D	D	D	D	P	D	V	-	-	-	-	-	-	-	-	-	-	-	-
257	50	P	L	H	C	D	D	O	G	O	D	D	O	D	D	L	V	-	-	-	-	-	-	-	-	-	-	-	-
258	50	P	L	H	C	D	D	O	G	O	D	D	O	D	D	L	V	-	-	-	-	-	-	-	-	-	-	-	-
259	25	L	L	L	C	O	O	O	G	O	O	O	O	Q	P	H	V	-	-	-	-	-	-	-	-	-	-	-	-
7266	50	P	L	C	O	D	D	G	D	D	O	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-
273	25	H	C	Q	D	O	O	C	D	O	G	P	O	D	D	O	O	D	D	O	V	-	-	-	-	-	-	-	-
280	100	L	L	O	L	C	O	C	G	P	L	L	L	L	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-
283	250	C	H	L	C	P	H	L	G	C	C	H	L	C	L	H	V	-	-	-	-	-	-	-	-	-	-	-	-
297	12	H	H	H	P	Q	L	C	G	D	D	O	O	D	H	H	V	-	-	-	-	-	-	-	-	-	-	-	-

Pin Condition Table (Cont'd)

HC/ HCT Types	Equiv- alent Load (pF)	Pin Number																											
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
299	250	H	L	L	C	C	C	C	C	H	G	Q	P	C	C	C	C	C	D	L	V	-	-	-	-	-	-	-	-
354	100	D	D	D	D	D	L	H	L	G	L	L	L	P	L	L	H	C	C	V	-	-	-	-	-	-	-	-	
356	50	D	D	D	D	D	D	Q	P	G	L	L	L	L	L	L	H	C	C	V	-	-	-	-	-	-	-	-	
365	50	L	P	C	D	O	D	O	G	O	D	O	D	O	D	L	V	-	-	-	-	-	-	-	-	-	-	-	
366	50	L	P	C	D	O	D	O	G	O	D	O	D	O	D	L	V	-	-	-	-	-	-	-	-	-	-	-	
367	50	L	P	C	D	O	D	O	G	O	D	O	D	O	D	L	V	-	-	-	-	-	-	-	-	-	-	-	
368	50	L	P	C	D	O	D	O	G	O	D	O	D	O	D	L	V	-	-	-	-	-	-	-	-	-	-	-	
373	25	L	C	Q	D	O	O	D	D	O	G	P	O	D	D	O	O	D	D	O	V	-	-	-	-	-	-	-	
374	25	L	C	Q	D	O	O	D	D	O	G	P	O	D	D	O	O	D	D	O	V	-	-	-	-	-	-	-	
377	25	L	C	Q	D	O	O	D	D	O	G	P	O	D	D	O	O	D	D	O	V	-	-	-	-	-	-	-	
390	50	P	L	C	Q	C	C	C	G	O	O	O	D	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	
393	47	P	L	C	C	C	C	G	O	O	O	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-		
423	100	L	P	H	C	O	O	O	G	D	D	O	D	C	O	R	V	-	-	-	-	-	-	-	-	-	-	-	
533	25	L	C	Q	D	O	O	D	D	O	G	P	O	D	D	O	O	D	D	O	V	-	-	-	-	-	-	-	
534	25	L	C	Q	D	O	O	D	D	O	G	P	O	D	D	O	O	D	D	O	V	-	-	-	-	-	-	-	
540	50	L	P	D	D	D	D	D	D	D	G	O	O	O	O	O	O	C	L	V	-	-	-	-	-	-	-	-	
541	50	L	P	D	D	D	D	D	D	D	G	O	O	O	O	O	O	C	L	V	-	-	-	-	-	-	-	-	
563	25	L	Q	D	D	D	D	D	D	D	G	P	O	O	O	O	O	O	C	V	-	-	-	-	-	-	-	-	
564	25	L	Q	D	D	D	D	D	D	D	G	P	O	O	O	O	O	O	C	V	-	-	-	-	-	-	-	-	
573	25	L	P	D	D	D	D	D	D	D	G	H	O	O	O	O	O	O	C	V	-	-	-	-	-	-	-	-	
574	25	L	Q	D	D	D	D	D	D	D	G	P	O	O	O	O	O	O	C	V	-	-	-	-	-	-	-	-	
583	250	H	H	H	L	L	C	C	G	C	C	C	H	P	L	L	V	-	-	-	-	-	-	-	-	-	-	-	
597	25	D	D	D	D	D	D	G	C	H	P	D	H	Q	D	V	-	-	-	-	-	-	-	-	-	-	-	-	
7597	25	D	D	D	D	D	D	G	C	H	P	D	H	Q	D	V	-	-	-	-	-	-	-	-	-	-	-	-	
640	50	H	P	D	D	D	D	D	D	D	G	O	O	O	O	O	O	C	L	V	-	-	-	-	-	-	-	-	
643	50	H	P	D	D	D	D	D	D	D	G	O	O	O	O	O	O	C	L	V	-	-	-	-	-	-	-	-	
646	50	D	L	H	P	D	D	D	D	D	D	D	G	O	O	O	O	O	C	L	D	D	V	-	-	-	-	-	
648	50	D	L	H	P	D	D	D	D	D	D	D	D	G	O	O	O	O	C	L	D	D	V	-	-	-	-	-	
670	100	Q	Q	Q	L	P	C	C	G	C	C	L	L	L	P	Q	V	-	-	-	-	-	-	-	-	-	-	-	
688	50	L	P	L	L	L	L	L	L	L	G	L	L	L	L	L	L	L	C	V	-	-	-	-	-	-	-	-	
4002	50	C	P	L	L	L	O	G	O	D	D	D	D	O	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
4015	100	P	C	O	O	O	D	D	G	D	O	C	C	C	L	Q	V	-	-	-	-	-	-	-	-	-	-	-	
4016	0	O	O	O	O	D	D	G	O	O	O	O	D	P	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
4017	55	C	C	C	C	C	C	G	C	C	C	C	C	L	P	L	V	-	-	-	-	-	-	-	-	-	-	-	
4020	48	C	C	C	C	C	C	G	C	P	L	C	C	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-	
4024	48	P	L	C	C	C	C	G	O	C	O	C	C	O	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
4040	48	C	C	C	C	C	C	G	C	P	L	C	C	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-	
4046A	50	O	C	L	O	H	O	O	G	O	O	O	O	O	P	O	V	-	-	-	-	-	-	-	-	-	-	-	
4049	50	V	C	P	O	D	O	D	G	D	O	D	O	O	D	O	O	-	-	-	-	-	-	-	-	-	-	-	
4050	50	V	C	P	O	D	O	D	G	D	O	D	O	O	D	O	O	-	-	-	-	-	-	-	-	-	-	-	
4051	0	O	O	O	O	O	L	G	G	L	L	P	O	O	O	O	V	-	-	-	-	-	-	-	-	-	-	-	
4052	0	O	O	O	O	O	L	G	G	L	P	O	O	O	O	O	V	-	-	-	-	-	-	-	-	-	-	-	
4053	0	O	O	O	O	O	L	G	G	L	L	P	O	O	O	O	V	-	-	-	-	-	-	-	-	-	-	-	
4059	17	P	D	H	L	L	L	L	L	L	H	G	H	H	L	L	L	L	L	L	C	V	-	-	-	-	-	-	
4060	106	C	C	C	C	C	C	G	C	C	P	L	C	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-	

Pin Condition Table (Cont'd)

HC/ HCT Types	Equiv- alent Load (pF)	Pin Number																												
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	
4066	0	O	O	O	O	D	D	G	O	O	O	O	D	P	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
4067	0	O	O	O	O	O	O	O	O	O	P	L	G	L	L	L	O	O	O	O	O	O	O	O	O	V	-	-	-	-
4075	50	P	L	D	D	D	O	G	L	C	O	D	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
4094	250	H	Q	P	C	C	C	C	G	C	C	C	C	C	H	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
4316	0	O	O	O	O	P	D	L	G	G	O	O	O	O	D	D	V	-	-	-	-	-	-	-	-	-	-	-	-	
4351	0	O	O	O	O	O	L	H	G	G	H	P	L	O	L	O	O	O	O	V	-	-	-	-	-	-	-	-	-	
4352	0	O	O	O	O	O	L	H	G	G	H	P	L	O	O	O	O	O	O	V	-	-	-	-	-	-	-	-	-	
4353	0	O	O	O	O	O	L	H	G	G	H	P	L	O	L	O	O	O	O	V	-	-	-	-	-	-	-	-	-	
4510	55	L	C	D	D	L	C	C	G	L	H	C	D	D	C	P	V	-	-	-	-	-	-	-	-	-	-	-	-	
4511	200	L	L	H	H	L	L	P	G	C	C	O	O	C	O	C	V	-	-	-	-	-	-	-	-	-	-	-	-	
4514	100	H	P	L	O	O	O	O	C	O	C	G	O	O	O	O	O	O	O	O	L	L	L	V	-	-	-	-	-	
4515	100	H	P	L	O	O	O	O	C	O	C	G	O	O	O	O	O	O	O	O	L	L	L	V	-	-	-	-	-	
4516	50	L	C	D	D	L	C	C	G	L	H	C	D	D	C	P	V	-	-	-	-	-	-	-	-	-	-	-	-	
4518	50	P	H	C	C	C	C	L	G	D	D	O	O	O	O	D	V	-	-	-	-	-	-	-	-	-	-	-	-	
4520	47	P	H	C	C	C	C	L	G	D	D	O	O	O	O	D	V	-	-	-	-	-	-	-	-	-	-	-	-	
4538	100	G	R	H	P	H	C	C	G	O	O	D	D	L	O	G	V	-	-	-	-	-	-	-	-	-	-	-	-	
4543	50	H	L	L	H	L	P	L	G	C	C	C	C	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-	-	
7030	325	G	G	C	P	Q	Q	Q	Q	Q	Q	Q	Q	Q	G	L	C	C	C	C	C	C	C	C	C	C	C	P	H	V
7046A	50	O	C	L	O	H	O	O	G	O	O	O	O	P	O	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-
40102	5	P	H	L	L	L	L	L	G	H	L	L	L	C	H	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-
40103	3	P	H	L	L	L	L	L	G	H	L	L	L	C	H	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-
40104	100	H	Q	D	D	D	D	D	G	H	L	P	C	C	C	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-
40105	200	L	C	P	Q	Q	Q	Q	G	L	C	C	C	C	P	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Revised Maximum Ratings

RCA Standardized Maximum Ratings and Recommended Operating Conditions for CD54/74HC, CD54/74HCT, and CD54/74HCU Integrated Circuits

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}): (Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	±20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V):	
STANDARD OUTPUT	±25 mA
BUS DRIVER OUTPUT	±35 mA
DC V_{CC} OR GROUND CURRENT, (I_{CC}):	
STANDARD OUTPUT	±50 mA
BUS DRIVER OUTPUT	±70 mA
POWER DISSIPATION PER PACKAGE (P_D):	
★ For $T_A = -40$ to $+100^\circ$ C (PACKAGE TYPE E)	500 mW
★ For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
★ PACKAGE TYPE E, M	-40 to $+125^\circ$ C
STORAGE TEMPERATURE (T_{STG})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
★ CD74 Types	-40	+125	$^\circ$C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

* Unless otherwise specified, all voltages are referenced to Ground.

★ **These ratings and operating conditions have been revised.**

They also apply to all Maximum Ratings and Recommended Operating Conditions that appear in the Technical Data section starting on page 47.

Static Electrical Characteristics for CD74HC/CD54HC Types

(Table 1-JEDEC Standard No. 7A)

Symb	Parameter	V _{CC} v	Temperature °C						Unit	Test Conditions	
			54HC/74HC		74HC		54HC				
			25		- 40 to 85		- 55 to 125				
			min	max	min	max	min	max			
V _{IH}	High Level Input Voltage	2.0	1.5		1.5		1.5		v		
		4.5	3.15		3.15		3.15		v		
		6.0	4.2		4.2		4.2		v		
V _{IL}	Low Level Input Voltage	2.0		0.3		0.3		0.3	v		
		4.5		0.9		0.9		0.9	v		
		6.0		1.2		1.2		1.2	v		
V _{OH} Note 1	High Level Output Voltage	2.0	1.9		1.9		1.9		v	V _I I _O V _{IH} or V _{IL}	
		4.5	4.4		4.4		4.4		v		STD BUS Unit
		6.0	5.9		5.9		5.9		v		- 20.0 - 20.0 μA
		4.5	3.98		3.84		3.7		v		- 20.0 - 20.0 μA
		6.0	5.48		5.34		5.2		v		- 4.0 - 6.0 mA
V _{OL}	Low Level Output Voltage	2.0		0.1		0.1		0.1	v	V _{IH} or V _{IL}	
		4.5		0.1		0.1		0.1	v		20.0 20.0 μA
		6.0		0.1		0.1		0.1	v		20.0 20.0 μA
		4.5		0.26		0.33		0.4	v		4.0 6.0 mA
		6.0		0.26		0.33		0.4	v		5.2 7.8 mA
I _I Note 2	Input Leakage Current	6.0		± 0.1		± 1.0		± 1.0	μA	V _I = V _{CC} or GND	
I _{OZ} Note 3	3-state Output Off-State Current	6.0		± 0.5		± 5.0		± 10.0	μA	V _I = V _{IH} or V _{IL} V _O = V _{CC} or GND	
I _{CC}	Quiescent Supply Current									V _I = V _{CC} or GND	
	SSI	6.0		2.0		20.0		40.0	μA	I _O = 0	
	FF	6.0		4.0		40.0		80.0	μA		
	MSI	6.0		8.0		80.0		160.	μA		

Notes:

1. Not applicable to open drain outputs.
2. For digital I/O pins use I_{OZ} limits
3. Also applicable to open drain outputs.

Static Electrical Characteristics for CD74HCT/CD54HCT Types

(Table 2-JEDEC Standard No. 7A)

Symb	Parameter	V _{CC}	Temperature °C						Unit	Test Conditions														
			54HCT/74HCT		74HCT		54HCT																	
			25		- 40 to 85		- 55 to 125																	
		v	min	max	min	max	min	max																
V _{IH}	High Level Input Voltage	4.5 to 5.5	2.0		2.0		2.0		v															
V _{IL}	Low Level Input Voltage	4.5 to 5.5		0.8		0.8		0.8	v															
V _{OH} Note 1	High Level Output Voltage	4.5	4.4		4.4		4.4		v	<table border="1"> <tr> <th rowspan="2">V_I</th> <th colspan="3">I_O</th> </tr> <tr> <th>STD</th> <th>BUS DRIVER</th> <th>Unit</th> </tr> <tr> <td rowspan="2">V_{IH} or V_{IL}</td> <td>-20.0</td> <td>-20.0</td> <td>μA</td> </tr> <tr> <td>-4.0</td> <td>-6.0</td> <td>mA</td> </tr> </table>	V _I	I _O			STD	BUS DRIVER	Unit	V _{IH} or V _{IL}	-20.0	-20.0	μA	-4.0	-6.0	mA
		V _I	I _O																					
STD	BUS DRIVER		Unit																					
V _{IH} or V _{IL}	-20.0	-20.0	μA																					
	-4.0	-6.0	mA																					
V _{OL}	Low Level Output Voltage	4.5		0.1		0.1		0.1	v	<table border="1"> <tr> <th rowspan="2">V_{IH} or V_{IL}</th> <td>20.0</td> <td>20.0</td> <td>μA</td> </tr> <tr> <td>4.0</td> <td>6.0</td> <td>mA</td> </tr> </table>	V _{IH} or V _{IL}	20.0	20.0	μA	4.0	6.0	mA							
		V _{IH} or V _{IL}	20.0	20.0	μA																			
4.0	6.0		mA																					
I _I Note 2	Input Leakage Current	5.5		± 0.1		± 1.0		± 1.0	μA	V _I = V _{CC} or GND														
I _{OZ} Note 3	3-state Output Off-State Current	5.5		± 0.5		± 5.0		± 10.0	μA	V _I = V _{IH} or V _{IL} V _O = V _{CC} or GND														
I _{CC}	Quiescent Supply Current	5.5		2.0		20.0		40.0	μA	V _I = V _{CC} or GND I _O = 0														
		5.5		4.0		40.0		80.0	μA															
		5.5		8.0		80.0		160.	μA															
ΔI _{CC}	Additional Worst Case Supply Current Note 4	5.5		2.7		2.9		3.0	mA	Per input-pin: V _I = 2.4V Other inputs: at V _{CC} or GND I _O = 0														

Notes:

1. Not applicable to open drain outputs.
2. For digital I/O pins use I_{OZ} limits
3. Also applicable to open drain outputs.
4. Total supply current = I_{CC} + ΣΔI_{CC}

Dynamic Electrical Characteristics

Definitions

Characteristic	Symbol	Limits		Notes
		Max.	Min.	
Propagation Delay:				
Outputs going high to low	t_{PHL}	X		
Outputs going low to high	t_{PLH}	X		
Output Transition Time:				
Outputs going high to low	t_{THL}	X		
Outputs going low to high	t_{TLH}	X		
Pulse Width-Set, Reset, Preset Enable, Disable, Strobe, Clock	t_{WL} or t_{WH}		X	1
Clock Input Frequency	f_{CL}	X		1,2
Clock Input Rise and Fall Time	t_{rCL} , t_{fCL}	X		
Set-Up Time	t_{SU}		X	1
Hold Time	t_H		X	1
Removal Time - Set, Reset, Preset-Enable	t_{REM}		X	1
Three State Disable Delay Times:				
High level to high impedance	t_{PHZ}	X		
High impedance to low level	t_{PZL}	X		
Low level to high impedance	t_{PLZ}	X		
High impedance to high level	t_{PZH}	X		

NOTE: (1) By placing a defining min. or max. in front of definition, the limits can change from min. to max., or vice versa.

(2) Clock input waveform should have a 50% duty cycle and be such as to cause the outputs to be switching from 10% V_{CC} to 90% V_{CC} in accordance with the device truth table.

OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525. "Guide to Better Handling and Operation of CMOS Integrated Circuits."

2. Operating

Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{CC} - Gnd$ to exceed the absolute maximum rating.

Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than V_{CC} nor less than Gnd. Input currents must not exceed 20 mA even when the power supply is off.

Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either V_{CC} or Gnd, whichever is appropriate.


Output Short Circuits

Shorting of outputs to V_{CC} or Gnd may damage CMOS devices by exceeding the maximum device dissipation.

Substrate Connection


When these devices (HC or HCT) are used in chip form, as in hybrid applications, the substrate is connected to V_{CC} (as in all n-substrate devices).

Switching Waveforms for CD54/74HC and CD54/74HCU Integrated Circuits




Outputs should be switching from 10% V_{CC} to 90% V_{CC} in accordance with device truth table. For t_{max} , input duty cycle=50%.



Clock-pulse rise and fall times and pulse width.



Transition times and propagation delay times, combination logic.




Three-state propagation delay wave shapes and test circuit.



*(H) OR (L) OPTIONAL
92CS-35128R1


Setup times, hold times, removal time, and propagation delay times for edge triggered sequential logic circuits.

Switching Waveforms for CD54/74HCT Integrated Circuits




Outputs should be switching from 10% V_{CC} to 90% V_{CC} in accordance with device truth table. For f_{max} , input duty cycle=50%.

Clock-pulse rise and fall times and pulse width.




Transition times and propagation delay times, combination logic.




* (H) OR (L) OPTIONAL

Setup times, hold times, removal time, and propagation delay times for edge triggered sequential logic circuits.


54/74 HC/HCT/HCU



92CS-35124R1



Three-state propagation delay wave shapes and test circuit.



92CS-35129R1

Note:

Open drain waveforms t_{PLZ} and t_{PZL} are the same as those for three-state shown on the left. The test circuit is Output $R_L = 1k\Omega$ to V_{CC} , $C_L = 50 pF$.

Enhanced Product

The need to achieve the enhanced reliability resulting from burn-in screening must be determined by careful analysis of system design and application.

How many IC's are incorporated into the total system?

How many devices on each board?

Is the proper device being used for the application?

What are the reliability goals?


What failure rates are being experienced without screening?

Cost-effectiveness of using enhanced CMOS can be determined by mutual analysis of the economic trade-offs made possible by the following features of the program:

- Available in both plastic and frit-seal ceramic packages.
- Offered on the industry's broadest line of circuit functions.
- 0.025% AQL cumulative.
- Reduction in PC board reworking through fewer line rejects.
- Lower warranty requirements through the elimination of infant mortality failures.
- Reduced incoming inspection cost by reduction or complete elimination of test procedures.
- Reduction of system failures and related service expenses and customer complaints.

Screening

Digital IC's (CD Types)



"X" Product

*For the High-Speed CD54/74HC/HCT/HCU products. AC parameters are tested by selecting certain critical propagation delays (which vary from part to part) as indicators of proper AC performance and sample tested to an AQL of 0.025%.


RCA MIL-STD-883 Slash-Series HC/HCT ICs

RCA high-reliability slash-series products are available in both CD54HCXXXX-series and CD54HCTXXXX-series types. These devices are supplied in hermetic dual-in-line frit packages. The CD54HC/HCT (Slash series) types are provided to screening level /3 that corresponds to MIL-STD-883, Method 5004, Class B requirements. This /3 is a non-compliant part using glass die attach. Product is also available as a level /3A which is a fully compliant part using gold eutectic die attach.

Detailed information pertaining to the screening performed can be found in the RCA "High-Reliability Integrated Circuits" DATABOOK, SSD-230B.

Contact your RCA representative for specific timing and availability.

Guide to the Reliability Class and Package of RCA High-Reliability 54HC/HCT Integrated Circuits



High-Speed CMOS Macrocells

High-Speed CMOS (HC/HCT) Macro Cells for RCA Silicon Circuit Board ASIC Design Program

RCA offers a unified Computer-Aided Engineering (CAE) system that supports the high-speed CMOS (HC/HCT QMOS) library of standard logic functions defined as Macro Cells. The system provides not only automatic placement and routing but also the interactive editing of a mixture of CMOS standard cells and rectangular Macro Cells of different sizes.

The HC/HCT Macro Cells are equivalent in performance to the high-speed CMOS HC/HCT series of standard devices as specified in this DATABOOK; only the bond pads have been removed and large drivers down-sized. The Macro Cells are fully characterized and behaviorally described over the operating voltage and temperature ranges. These capabilities provide the system designer a fast, predictable, integration path from a PC board designed with high-speed CMOS or LSTTL, SSI/MSI discrete devices to a single Application-Specific Integrated Circuit (ASIC) that meets all criteria for PC board design.

The Silicon Circuit Board approach to ASIC design is distinctive because it allows the system engineer to develop a circuit using large, predesigned, fully characterized Macros. The characterization data for these Macros provide the engineer with the performance information needed to evaluate the feasibility of differing design approaches quickly and efficiently. The Macros have been developed to provide the optimum performance available within a given technology and are guaranteed to meet these performance specifications over the stated voltage and temperature ranges. All HC/HCT logic functions specified in RCA's QMOS family are included in the Silicon Circuit Board family of logic Macro Cells.

Features of the RCA Silicon Circuit Board and Related User Benefits.

Features:

- Works with 137 high-speed CMOS (QMOS-HC/HCT) standard logic Macro Cells
- Also works with RCA's new ACL standard part Macro Cells
- Intermixes Macros and standard logic function elements providing high-density designs
- Uses double-level metal technology with a polysilicon level option
- Uses fully characterized Macro Cells behaviorally described over the operating voltage and temperature ranges
- Provides simulation based on performance of characterized parts
- Provides fully automatic placement and routing plus interactive editing
- Provides automatic generation of test patterns for use in manufacture
- Integrates with RCA Semicustom FASTRACK system for Standard Cells and Gate Arrays

Benefits:

- Provides high probability of first-time success
- Reduces design development time
- Converts existing HCMOS/TTL boards to CMOS ASICs
- Reduces simulation costs
- Reduces parts costs
- Logic speed increase to x3 or more with high-speed process and ACL Macro Cells

How to Benefit from the RCA Modular Approach to CMOS ASIC Design and Fabrication

The RCA Silicon Circuit Board addresses the most difficult areas in the development of ASICs. These areas are performance, development time, and costs. If the following questions are part of your work assignment in the design of Application-Specific Integrated Circuits, the answers given here will be of significant interest to you.

1. Will the RCA ASIC approach work in my design?

The advantages of the RCA Silicon Circuit Board approach in a specific application can best be determined by a no-cost consultation with our technical staff. We can help you make a reasoned decision whether the RCA modular approach will work in your design. And, if that is the route selected, we will help you save engineering development time and money by working with you on the entire program through to final manufacturing and performance tests.

2. How long will the design take?

The overall development time will be equal to or less than the time normally required for the development of SSI/MSI designs. The RCA Silicon Circuit Board achieves a shortened development time because it incorporates into a design a large number of cells containing from a handful to thousands of gates. Not only is the actual design time reduced, but simulation times also are substantially diminished by the utilization of behavioral modeling of these larger functional levels.

3. Will it work the first time?

The Silicon Circuit Board uses tried and tested high-speed CMOS cells that are fully characterized and behaviorally described. These cells have been developed to provide the optimum performance available within a given technology and are guaranteed to meet those performance specifications over the stated voltage and temperature ranges. Furthermore, RCA will provide any specialized support necessary to assure first-time success.

4. How much will it cost?

This program, involving newly available CAE software and a modular approach, can provide considerable cost savings (as much as 60%) in combined development and die costs. By providing a substantially more efficient methodology for ASIC design, RCA's Silicon Circuit Board greatly reduces engineering development costs. Additionally, the optimized layout of the Macro Cells provides for a significant reduction in the cost of manufacturing the ASIC chip.

How Do I Interface with RCA in Designing a Silicon Circuit Board?

The interface between the RCA Silicon Circuit Board Program and the customer's system engineer is very flexible and can be tailored to fit the specific needs, capabilities, and resources of the customer. Regardless of where the customer enters the system—and it can be anywhere in the flow of the program, as shown in the chart of Fig. 1—RCA will provide the support necessary to assure first-time success in the ASIC design. Following are examples of different interface choices.


One choice is to supply RCA with an SSI/MSI-level schematic, a description of how your circuit works, and timing information so that we can verify its operation in silicon and generate test programs. RCA will handle simulation, placement, routing, mask tooling, and prototype production.

Another choice is for your systems engineer to capture the schematic on a supported popular workstation using a generic SSI/MSI library. Supply RCA with a copy of the schematic, extracted net list, circuit description, and pattern files on magnetic tape or a floppy disk. RCA will then handle the rest.

A third choice is for your system engineer to do all the initial design work on RCA equipment at an RCA Design Center utilizing the assistance and guidance of an RCA applications engineer skilled in ASIC development. Again, RCA will handle the rest.

A fourth choice is for RCA to supply you with the RCA ASIC Design System software tools that will enable you to take your design through the layout step.

For more information on interfacing the RCA Silicon Circuit Board and on the additional benefits this advanced design technology can provide you, contact RCA ASIC Product Marketing at (201) 685-6585 or (201) 685-7119.



92CS-40593


Fig. 1 — Flow Chart of RCA Silicon Circuit Board Design Process

Technical Data



CD54/74HC00 CD54/74HCT00

High-Speed CMOS Logic



92CS-36529R1
FUNCTIONAL DIAGRAM AND
TERMINAL ASSIGNMENT

Quad 2-Input NAND Gate

Type Features:


- Buffered inputs
- Typical propagation delay = 7 ns @ $V_{CC} = 5V$
 $C_L = 15 pF, T_A = 25^\circ C$

The RCA-CD54/74HC00 and CD54/74HCT00 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC00 and CD54HCT00 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC00 and CD74HCT00 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL}=30\%, N_{IH}=30\%$ of V_{CC}
@ $V_{CC}=5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL}=0.8V$ Max., $V_{IH}=2V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}



92CS-36529R1
LOGIC DIAGRAM

TRUTH TABLE

INPUTS		OUTPUTS
nA	nB	nY
L	L	H
L	H	H
H	L	H
H	H	L

CD54/74HC00

CD54/74HCT00

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	±20mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < $V_o < V_{CC} + 0.5$ V)	±25mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	±50mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{in}, V_{out}	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC00

CD54/74HCT00

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC00/CD54HC00									CD74HCT00/CD54HCT00									UNITS						
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS			74HCT/54HCT TYPES				74HCT TYPES			54HCT TYPES		
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C				
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max	Min		Max	Min	Max			
High-Level Input Voltage V _{OH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5			2	—	—	2	—	2	—	—	V		
			4.5	3.15	—	—	3.15	—	3.15	—	—	to			5.5										
			6	4.2	—	—	4.2	—	4.2	—	—														
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5											V		
			4.5	—	—	1.35	—	1.35	—	1.35	—	to					0.8	—	0.8	—	0.8	—			
			6	—	—	1.8	—	1.8	—	1.8	—	5.5													
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	—	V		
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—															
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	—	V		
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	V		
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1															
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	—	V		
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	—	μA		
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	V _{CC} or Gnd	5.5	—	—	2	—	20	—	40	—	40	—	μA		
Additional Quiescent Device Current per input pin: 1 unit load Δ I _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	—	μA		

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
nA	1.8
nB	1.1

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC00 CD54/74HCT00

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{ C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	Typical		Units
		HC	HCT	
Propagation Delay, Data Input to Output Y (Fig. 1) ($C_L = 15\text{ pf}$)	t_{PLH} t_{PHL}	7	8	ns
Power Dissipation Capacitance*	C_{PD}	25	25	pF

* C_{PD} is used to determine the dynamic power consumption, per gate.


$PD = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = input frequency

C_L = output load capacitance

V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Input to Output (Figure 1)	t_{PLH}	2	—	90	—	—	—	115	—	—	—	135	—	—	ns
	t_{PHL}	4.5	—	18	—	20	—	23	—	25	—	27	—	30	
		6	—	15	—	—	—	20	—	—	—	23	—	—	
Transition Times (Figure 1)	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i	—		10		10		10		10		10		10	pF




	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3V
V_S	50% V_{CC}	1.3V

Fig. 1 - Transition times and propagation delay times.

CD54/74HC02 CD54/74HCT02

High-Speed CMOS Logic



**FUNCTIONAL DIAGRAM and
TERMINAL ASSIGNMENT**

Quad 2-Input NOR Gate

Type Features:


- Buffered Inputs
- Typical Propagation Delay = 7ns
@ $V_{CC} = 5V$, $C_L = 15pF$, $T_A = 25^\circ C$

The RCA-CD54/74HC02 and CD54/74HCT02 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The CD54/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC02 and CD54HCT02 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC02 and CD74HCT02 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$
of V_{CC} , @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8V$ Max., $V_{IH} = 2V$ Min.
CMOS Input Compatibility
 $I_I \leq 1 \mu A$ @ V_{OL} , V_{OH}



LOGIC DIAGRAM

TRUTH TABLE		
nA	nB	nY
L	L	H
L	H	L
H	L	L
H	H	L

CD54/74HC02 CD54/74HCT02

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{sig})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC02 CD54/74HCT02

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC02/CD54HC02										CD74HCT02/CD54HCT02								UNITS	
	TEST CONDITIONS			74HC/54HC SERIES			74HC SERIES		54HC SERIES		TEST CONDITIONS		74HCT/54HCT SERIES			74HCT SERIES		54HCT SERIES		
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V
			4.5	3.15	—	—	3.15	—	3.15	—	to	5.5	—	—	—	—	—	—	—	
			6	4.2	—	—	4.2	—	4.2	—										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	0.8	—	0.8	—	0.8	V
			4.5	—	—	1.35	—	1.35	—	1.35	to	5.5	—	—	—	—	—	—	—	
			6	—	—	1.8	—	1.8	—	1.8										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—										
			6	5.9	—	—	5.9	—	5.9	—										
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V
			-4	4.5	3.98	—	—	3.84	—	3.7	—									
			-5.2	6	5.48	—	—	5.34	—	5.2	—									
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1										
			6	—	—	0.1	—	0.1	—	0.1										
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V
			4	4.5	—	—	0.26	—	0.33	—	0.4									
			5.2	6	—	—	0.26	—	0.33	—	0.4									
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	V _{CC} or Gnd	5.5	—	—	2	—	20	—	40	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
All	1.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC02 CD54/74HCT02

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r = t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	SYMBOL	TYPICAL		UNITS
			HC	HCT	
Propagation Delay, Data Input to Output Y (Fig. 1)	15	t_{PLH} t_{PHL}	7	8	ns
Power Dissipation Capacitance*	—	C_{PD}	26	26	pF

* C_{PD} is used to determine the dynamic power consumption, per gate.

$$PD = V_{CC}^2 f_i (C_{PD} + C_L)$$


f_i = input frequency

C_L = output load capacitance

V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r = t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Input to Output (Fig. 1)	t_{PLH}	2	90	—	—	115	—	—	—	135	—	—	—	ns	
	t_{PHL}	4.5	18	—	21	23	—	26	—	27	—	32			
		6	15	—	—	20	—	—	—	23	—	—			
Transition Times (Fig. 1)	t_{TLH}	2	75	—	—	95	—	—	—	110	—	—	ns		
	t_{THL}	4.5	15	—	15	19	—	19	—	22	—	22			
		6	13	—	—	16	—	—	—	19	—	—			
Input Capacitance	C_i	—	10	—	10	—	10	—	10	—	10	—	pF		




	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 1 - Transition times and propagation delay times.

CD54/74HC03 CD54/74HCT03

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Quad 2-Input NAND Gate With Open Drain

Type Features:

- Buffered inputs
- Typical propagation delay = 8 ns @ $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{ C}$
- Output pull-up to 10 V


The RCA-CD54/74HC03 and CD54/74HCT03 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

These open-drain NAND gates can drive into resistive loads to output voltages as high as 10 V. Minimum values of R_L required vs. load voltage are shown in Fig. 2.

The CD54HC03 and CD54HCT03 are supplied in 14-lead dual-in-line frit-seal ceramic packages (F suffix). The CD74HC03 and CD74HCT03 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to $+85^\circ\text{ C}$
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High noise immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , @ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL input logic compatibility
 $V_{IL} = 0.8\text{ V max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS input compatibility
 $I_i \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}



LOGIC DIAGRAM

TRUTH TABLE

A	B	Y	
		Z #	H *
H	L	Z #	H *
L	H	Z #	H *
H	H	L	

* Requires pull-up (R_L to V_L)
Without pull-up (high impedance)

CD54/74HC03 CD54/74HCT03

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{cc}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{iK} (FOR V _i < -0.5 V OR V _i > V _{cc} + 0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{oK} (FOR V _o < -0.5 V)	-20 mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o)	-25 mA
DC V _{cc} OR GROUND CURRENT (I _{cc})	±50 mA
POWER DISSIPATION PER PACKAGE (P _o):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C
STORAGE TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300°C


RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{cc} : *			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input Voltage V _i	0	V _{cc}	V
DC Load Voltage V _L	0	10 #	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

* Unless otherwise specified, all voltages are referenced to Ground.

With pull-up resistor whose value limits output current to 25 mA.



9LCS-38303

TERMINAL ASSIGNMENT

CD54/74HC03 CD54/74HCT03

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC03/CD54HC03									CD74HCT03/CD54HCT03									UNITS					
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES			54HCT TYPES			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max		Min	Max	Min	Max	
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5	to	2	—	—	2	—	2	—	—	V
				4.5	3.15	—	—	3.15	—	3.15	—	—	—	5.5										
				6	4.2	—	—	4.2	—	4.2	—	—	—											
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5	to	—	—	0.8	—	0.8	—	0.8	—	V
				4.5	—	—	1.35	—	1.35	—	1.35	—	—	5.5										
				6	—	—	1.8	—	1.8	—	1.8	—	—											
Low-Level Output Voltage	V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads				4.5	—	—	0.1	—	0.1	—	0.1	—												
				6	—	—	0.1	—	0.1	—	0.1	—												
TTL Loads		V _{IL} or V _{IH}		4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
				5.2	6	—	—	0.26	—	0.33	—	0.4												
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current	I _{CC}	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	—	V _{CC} or Gnd	5.5	—	—	2	—	20	—	40	—	40	μA
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA
Output Leakage Current	I _{OZ}	V _{IL}	V _O = 10 V thru 1 KΩ	6	—	—	0.5	—	5	—	10	—	V _I = V _{IL} V _O = 10 V thru 1 KΩ	5.5	—	—	0.5	—	5	—	10	—	10	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
nA, nB	1

* Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC03 CD54/74HCT03

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	t_{PZL} , t_{PLZ}	C_L (pF)	TYPICAL VALUES		UNITS
			HC	HCT	
Propagation Delay, (Fig. 1)	t_{PZL} , t_{PLZ}	15	8	9	ns
Power Dissipation Capacitance *	C_{PD}	—	6.4	9	pF

* C_{PD} is used to determine the dynamic power consumption, per gate.

$$P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_o) + \Sigma (V_L^2/R_L) \text{ (Duty Factor "Low")}$$

where f_i = input frequency

f_o = output frequency

C_L = output load capacitance

V_{CC} = supply voltage


Duty factor "low" = percent of time output is "low"

V_L = output voltage

R_L = pull-up resistor

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	TEST CONDITIONS V_{CC} V	LIMITS										UNITS		
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC			54HCT	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.
Propagation Delay Output Low to High Impedance and High Impedance to Output Low t_{PLZ} t_{PZL}	2	—	100	—	—	—	125	—	—	—	150	—	—	ns
	4.5	—	20	—	24	—	25	—	30	—	30	—	36	
	6	—	17	—	—	—	21	—	—	—	26	—	—	
Transition Times (Figure 1) t_{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 1 - Transition times, propagation delay times, and test circuit.





Fig. 2 - Minimum resistive load vs load voltage.

CD54/74HC04
CD54/74HCT04

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM AND TERMINAL ASSIGNMENT

Hex Inverter

Type Features:


- Input and Output are both buffered
- Typical propagation delay = 6 ns @ $V_{CC} = 5V$, $C_L = 15$ pF, $T_A = 25^\circ C$

The RCA-CD54/74HC04 and CD54/74HCT04 hex inverter utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC04 and CD54HCT04 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC04 and CD74HCT04 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sigmetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $NIL = 30\%$, $NIH = 30\%$ of V_{CC} ; @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



92CS-36947RI

LOGIC DIAGRAM

TRUTH TABLE

INPUTS	OUTPUTS
nA	nY
L	H
H	L

CD54/74HC04 CD54/74HCT04

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _I < -0.5 V OR V _I > V _{CC} + 0.5V)	±20mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _O < -0.5 V OR V _O > V _{CC} + 0.5V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _O < V _{CC} + 0.5V)	±25mA
DC V _{CC} OR GROUND CURRENT (I _{CC})	±50mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C
STORAGE TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For T _A = Full Package Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _{IN} , V _{OUT}	0	V _{CC}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC04 CD54/74HCT04

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC04/CD54HC04										CD74HCT04/CD54HCT04										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5			2	—	—	2	—	2	—	V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to			5.5							
			6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5			—	—	0.8	—	0.8	—	0.8	V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to										
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—			V
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	V _{CC} or Gnd	5.5	—	—	2	—	20	—	40	—	40	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
ALL	1.2

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC04 CD54/74HCT04

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)


CHARACTERISTIC		Typical		Units
		HC	HCT	
Propagation Delay, Data Input to Output Y (Fig. 1) ($C_L = 15\text{ pF}$)	t_{PLH} t_{PHL}	6	7	ns
Power Dissipation Capacitance*	C_{PD}	21	24	pF

* C_{PD} is used to determine the dynamic power consumption, per inverter where:

$P_D = V_{CC}2f(C_{PD} + C_L)$ where $f =$ input frequency
 $C_L =$ output load capacitance
 $V_{CC} =$ supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	TEST CONDITION	V_{CC} V	LIMITS										UNITS			
			25°C				-40°C to +85°C				-55°C to +125°C					
			HC		HCT		74HC		74HCT		54HC			54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.	
Propagation Delay	t_{PLH}	2	—	85	—	—	—	—	105	—	—	—	130	—	—	ns
Input to Output (Fig. 1)	t_{PHL}	4.5	—	17	—	19	—	21	—	24	—	26	—	29		
Transition Times (Fig. 1)	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns	
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22		
		6	—	13	—	—	—	16	—	—	—	19	—	—		
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF	




	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3V
V_S	50% V_{CC}	1.3V

92CS-36948RI

Fig. 1 - Transition times and propagation delay times.

CD54/74HC08 CD54/74HCT08

High-Speed CMOS Logic



92CS-37971
**FUNCTIONAL DIAGRAM AND
TERMINAL ASSIGNMENT**

Quad 2-Input AND Gate

Type Features:

- Buffered inputs
- Typical CD54/74HC08 propagation delay=7 ns
@ $V_{CC}=5\text{ V}$, $C_L=15\text{ pF}$, $T_A=25^\circ\text{ C}$


The RCA-CD54/74HC08 and CD54/74HCT08 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC08 and CD54HCT08 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC08 and CD74HCT08 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic package (M suffix). Both types are also available in chip form (H suffix).

Family Features:


- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ\text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} @ $V_{CC}=5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL}=0.8\text{ V Max.}$, $V_{IH}=2\text{ V Min.}$
CMOS Input Compatibility
 $I_1 \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}

LOGIC DIAGRAMS



92CS-37972RI

CD54/74HC08



92CS-37973RI

CD54/74HCT08

TRUTH TABLE

INPUTS		OUTPUTS
nA	nB	nY
L	L	L
L	H	L
H	L	L
H	H	H

CD54/74HC08 CD54/74HCT08

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}): ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ$ C

PACKAGE TYPE E, M -40 to $+85^\circ$ C

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ$ C

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C

Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package-Temperature Range) V_{CC} .* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ$ C
Input Rise and Fall Times t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC08 CD54/74HCT08

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC08/CD54HC08										CD74HCT08/CD54HCT08										UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES				54HCT TYPES		
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C				-55/ +125° C		
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	—	2	—	—	2	—	2	—	—	V		
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	5.5											
			6	4.2	—	—	4.2	—	4.2	—														
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	—	0.8	—	0.8	—	0.8	—	V		
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	5.5											
			6	—	—	1.8	—	1.8	—	1.8	—													
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V		
or CMOS Loads	V _{IH}		4.5	4.4	—	—	4.4	—	4.4	—	or	to	5.5											
	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}													
TTL Loads	V _{IL}										V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V		
	or	-4	4.5	3.98	—	—	3.84	—	3.7	—	or	to	5.5											
	V _{IH}	-5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}													
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V		
or CMOS Loads	V _{IH}		4.5	—	—	0.1	—	0.1	—	0.1	—	or	to	5.5										
	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}												
TTL Loads	V _{IL}										V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V		
	or	4	4.5	—	—	0.26	—	0.33	—	0.4	or	to	5.5											
	V _{IH}	5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}													
Input Leakage Current I _I	V _{CC}		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA		
or Gnd																								
Quiescent Device Current I _{CC}	V _{CC}	0	6	—	—	2	—	20	—	40	V _{CC}	5.5	—	—	2	—	20	—	40	—	40	μA		
or Gnd												or	to	5.5										
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5	—	—	100	360	—	450	—	490	μA			
												to	5.5											

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
All	0.6

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC08 CD54/74HCT08


SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{ C}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	TYPICAL		UNITS
		HC	HCT	
Propagation Delay, Data Input to Output Y (Fig. 1) ($C_L = 15\text{ pF}$)	t_{PLH} t_{PHL}	7	10	ns
Power Dissipation Capacitance*	C_{PD}	37	51	pF

* C_{PD} is used to determine the dynamic power consumption, per gate.
 $PD = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Input to Output (Fig. 1)	t_{PLH}	2		90		—		115		—		135		—	ns
	t_{PHL}	4.5		18		25		23		31		27		38	
Transition Times (Fig. 1)	t_{TLH}	2		75		—		95		—		110		—	ns
	t_{THL}	4.5		15		15		19		19		22		22	
Input Capacitance	C_i	6		13		—		16		—		19		—	pF
				10		10		10		10		10		10	




	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 1 - Transition times and propagation delay times.

CD54/74HC10 CD54/74HCT10

High-Speed CMOS Logic



92CS-37989

**FUNCTIONAL DIAGRAM AND
TERMINAL ASSIGNMENT**

Triple 3-Input NAND Gate

Type Features:


- Buffered inputs
- Typical propagation delay = 8 ns
@ $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{ C}$

The RCA-CD54/74HC10 and CD54/74HCT10 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC10 and CD54HCT10 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC10 and CD74HCT10 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ\text{ C}$
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ; @ $V_{CC}=5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL}=0.8\text{ V Max.}$, $V_{IH}=2\text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}



92CS-37990R1

LOGIC DIAGRAM

TRUTH TABLE

INPUTS			OUTPUTS
nA	nB	nC	nY
L	L	L	H
L	L	H	H
L	H	L	H
L	H	H	H
H	L	L	H
H	L	H	H
H	H	L	H
H	H	H	L

CD54/74HC10 CD54/74HCT10

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}): ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ$ C

PACKAGE TYPE E, M -40 to $+85^\circ$ C

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ$ C

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C

Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V_i , V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input Rise and Fall Times t_r , t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC10 CD54/74HCT10

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC10/CD54HC10										CD74HCT10/CD54HCT10										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5 to 5.5	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—											
			6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5 to 5.5	—	—	0.8	—	0.8	—	0.8	V		
			4.5	—	—	1.35	—	1.35	—	1.35												
			6	—	—	1.8	—	1.8	—	1.8												
High-Level Output Voltage V _{OH} CMOS Loads	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V		
			6	5.48	—	—	5.34	—	5.2	—												
Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	V	
			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V		
			6	—	—	0.26	—	0.33	—	0.4												
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	V _{CC} or Gnd	5.5	—	—	2	—	20	—	40	—	40	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
All	0.6

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC10 CD54/74HCT10

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	TYPICAL		UNITS
		HC	HCT	
Propagation Delay, Data Input to Output Y (Fig. 1) (C _L =15 pF)	t _{PLH} t _{PHL}	8	9	ns
Power Dissipation Capacitance*	C _{PD}	24	28	pF

*C_{PD} is used to determine the dynamic power consumption, per gate.


$$PD = V_{CC}^2 f_i (C_{PD} + C_L) \quad \text{where } f_i = \text{input frequency}$$

C_L = output load capacitance

V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Input to Output (Fig. 1)	t _{PLH}	2	100	—	—	125	—	—	—	150	—	—	—	ns	
	t _{PHL}	4.5	20	—	24	25	—	30	—	30	—	36	ns		
		6	17	—	—	21	—	—	—	26	—	—			
Transition Times (Fig. 1)	t _{TLH}	2	75	—	—	95	—	—	—	110	—	—	ns		
	t _{THL}	4.5	15	—	15	19	—	19	—	22	—	22		ns	
		6	13	—	—	16	—	—	—	19	—	—			
Input Capacitance	C _I		10	10	10	10	10	10	10	10	10	10	pF		




	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _s	50% V _{CC}	1.3 V

Fig. 1 - Transition times and propagation delay times.

CD54/74HC11 CD54/74HCT11

High-Speed CMOS Logic



**FUNCTIONAL DIAGRAM AND
TERMINAL ASSIGNMENT**

Triple 3-Input AND Gate

Type Features:


- Buffered inputs
- Typical propagation delay = 8 ns @ $V_{CC} = 5 V$, $C_L = 15 pF$, $T_A = 25^\circ C$

The RCA-CD54/74HC11 and CD54/74HCT11 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC11 and CD54HCT11 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC11 and CD74HCT11 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Phillips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC}
@ $V_{CC}=5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL}=0.8 V$ Max., $V_{IH}=2 V$ Min.
CMOS Input Compatibility
 $I_1 \leq 1 \mu A$ @ V_{OL} , V_{OH}



LOGIC DIAGRAM

TRUTH TABLE

INPUTS			OUTPUTS
nA	nB	nC	nY
L	L	L	L
L	L	H	L
L	H	L	L
L	H	H	L
H	L	L	L
H	L	H	L
H	H	L	L
H	H	H	H

CD54/74HC11 CD54/74HCT11

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):

(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5V OR V _i > V _{cc} + 0.5V)	±20 mA
DC OUTPUT CURRENT, I _{OK} (FOR V _o < -0.5V OR V _o > V _{cc} + 0.5V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5V < V _o < V _{cc} + 0.5V)	±25 mA
DC V _{cc} OR GROUND CURRENT, (I _{cc}):	±50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C

STORAGE TEMPERATURE (T_{stg})

-65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package Temperature Range) V _{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _{in} , V _{out}	0	V _{cc}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC11 CD54/74HCT11

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC11/CD54HC11										CD74HCT11/CD54HCT11										UNITS											
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES														
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C														
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max													
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V											
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5																				
			6	4.2	—	—	4.2	—	4.2	—																						
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V											
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5																				
			6	—	—	1.8	—	1.8	—	1.8	—																					
High-Level Output Voltage V _{O_H}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V										
or	V _{IH}		4.5	4.4	—	—	4.4	—	4.4	—	or												4.4	—	—	4.4	—	4.4	—	4.4	—	
CMOS Loads	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}																					
TTL Loads	V _{IL}										V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V										
or	V _{IH}	-4	4.5	3.98	—	—	3.84	—	3.7	—	or												3.84	—	—	3.7	—	—	—	—		
	V _{IH}	-5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}																					
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V										
or	V _{IH}		4.5	—	—	0.1	—	0.1	—	0.1	—												or	0.1	—	—	0.1	—	0.1	—	0.1	—
CMOS Loads	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—												V _{IH}									
TTL Loads	V _{IL}										V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	—	—	V										
or	V _{IH}	4	4.5	—	—	0.26	—	0.33	—	0.4	or												0.26	—	—	0.33	—	0.4	—	0.4	—	
	V _{IH}	5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}																					
Input Leakage Current I _I	V _{CC}		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA										
Quiescent Device Current I _{CC}	V _{CC}	0	6	—	—	2	—	20	—	40	V _{CC}	5.5	—	—	2	—	20	—	40	—	40	μA										
or	Gnd										& Gnd																					
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5	to	—	100	360	—	450	—	490	μA											
											5.5																					

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
ALL	0.50

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC11 CD54/74HCT11

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Input to Output (Fig. 1)	t _{PLH}	2	—	100	—	—	—	125	—	—	—	150	—	—	ns
	t _{PHL}	4.5	—	20	—	28	—	25	—	35	—	30	—	42	
		6	—	17	—	—	—	21	—	—	—	26	—	—	
Transition Times (Fig. 1)	t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t _{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _I		—	10	—	10	—	10	—	10	—	10	—	10	pF

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)


CHARACTERISTIC	SYMBOL	Typical		Units
		HC	HCT	
Propagation Delay, Data Input to Output Y (Fig. 1) (C _L = 15 pF)	t _{PLH} t _{PHL}	8	11	ns
Power Dissipation Capacitance*	C _{PD}	26	28	pF

*C_{PD} is used to determine the dynamic power consumption, per gate.

$$PD = V_{CC}^2 f_i (C_{PD} + C_L) \text{ where } f_i = \text{input frequency}$$

C_L = output load capacitance

V_{CC} = supply voltage




92CS-36972R5

Fig. 1 — Transition times and propagation delay times.

	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3V
V _S	50% V _{CC}	1.3V

CD54/74HC14 CD54/74HCT14

High-Speed CMOS Logic



Hex Inverting Schmitt Trigger


Type Features:

- Unlimited input rise and fall times
- Exceptionally high noise immunity


**FUNCTIONAL DIAGRAM AND
TERMINAL ASSIGNMENT**

The RCA-CD54/74HC14 and CD54/74HCT14 each contain 6 inverting Schmitt Triggers in one package.

The CD54HC14 and CD54HCT14 are supplied in 14-lead ceramic dual-in-line packages (F suffix). The CD74HC14 and CD74HCT14 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both devices are also available in chip form (H suffix).



LOGIC DIAGRAM



92CS-39828

Fig. 1 - Hysteresis definition, characteristic, and test setup.

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sinetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 37\%$, $N_{IH} = 51\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $N_{IL} = 18\%$, $N_{IH} = 67\%$ of V_{CC} @ $V_{CC} = 4.5V$
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}

TRUTH TABLE

INPUT	OUTPUT
A	Y
L	H
H	L

H = High Level
L = Low Level

CD54/74HC14 CD54/74HCT14

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < V_o < $V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times t_r, t_f			
at 2 V	0	Unlimited	ns
at 4.5 V	0	Unlimited	ns
at 6 V	0	Unlimited	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC14

CD54/74HCT14

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC14/CD54HC14									CD74HCT14/CD54HCT14									UNITS	
	TEST CONDITIONS			74HC/54HC TYPES		74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPES		74HCT TYPE		54HCT TYPE				
	V _i V	I _o mA	V _{cc} V	+25°C		-40/ +85°C		-55/ +125°C		V _i V	V _{cc} V	+25°C		-40/ +85°C		-55/ +125°C				
				Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max			
Input Switch Points	V _{i+}		2	0.7	1.5	0.7	1.5	0.7	1.5			→	→	→	→	→	→	V		
			4.5	1.7	3.15	1.7	3.15	1.7	3.15			4.5	1.2	1.9	1.2	1.9	1.2	1.9	V	
			6	2.1	4.2	2.1	4.2	2.1	4.2			5.5	1.4	2.1	1.4	2.1	1.4	2.1	V	
	V _{i-}		2	0.3	1	0.3	1	0.3	1			→	→	→	→	→	→	→	V	
			4.5	0.9	2.2	0.9	2.2	0.9	2.2			4.5	0.5	1.2	0.5	1.2	0.5	1.2	V	
			6	1.2	3	1.2	3	1.2	3			5.5	0.6	1.4	0.6	1.4	0.6	1.4	V	
	V _H		2	0.2	1	0.2	1	0.2	1			→	→	→	→	→	→	→	V	
			4.5	0.4	1.4	0.4	1.4	0.4	1.4			4.5	0.4	1.4	0.4	1.4	0.4	1.4	V	
			6	0.6	1.6	0.6	1.6	0.6	1.6			5.5	0.4	1.5	0.4	1.5	0.4	1.5	V	
High-Level Output Voltage	V _{OH}	V _{i-} or V _{i+}	2	1.9	→	1.9	→	1.9	→	V _{i-} or V _{i+}		→	→	→	→	→	→	→	V	
CMOS Loads			4.5	4.4	→	4.4	→	4.4	→			4.5	4.4	→	4.4	→	4.4	→	V	
			6	5.9	→	5.9	→	5.9	→			→	→	→	→	→	→	→	V	
TTL Loads	V _{i-} or V _{i+}		→	→	→	→	→	→	→	V _{i-} or V _{i+}		→	→	→	→	→	→	→	V	
			-4	4.5	3.98	→	3.84	→	3.7	→		4.5	3.98	→	3.84	→	3.7	→	V	
			-5.2	6	5.48	→	5.34	→	5.2	→		→	→	→	→	→	→	→	V	
Low-Level Output Voltage	V _{OL}	V _{i-} or V _{i+}	2	→	0.1	→	0.1	→	0.1	V _{i-} or V _{i+}		→	→	→	→	→	→	→	V	
CMOS Loads			4.5	→	0.1	→	0.1	→	0.1			4.5	→	0.1	→	0.1	→	0.1	V	
			6	→	0.1	→	0.1	→	0.1			→	→	→	→	→	→	→	V	
TTL Loads	V _{i-} or V _{i+}		→	→	→	→	→	→	→	V _{i-} or V _{i+}		→	→	→	→	→	→	→	V	
			4	4.5	→	0.26	→	0.33	→	0.4		4.5	→	0.26	→	0.33	→	0.4	V	
			5.2	6	→	0.26	→	0.33	→	0.4		→	→	→	→	→	→	→	V	
Input Leakage Current	I _i	V _{cc} or Gnd	6	→	±0.1	→	±1	→	±1	Any Voltage Between V _{cc} and Gnd		5.5	→	±0.1	→	±1	→	±1	μA	
Quiescent Device Current	I _{cc}	V _{cc} or Gnd	0	6	→	2	→	20	→	40	V _{cc} or Gnd		5.5	→	2	→	20	→	40	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{cc} *											V _{cc} -2.1	4.5	Min	Typ	Max				μA	
												to	→	100	360	→	450	→	490	μA
												5.5								μA

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS*
nA	0.6

*Unit load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC14 CD54/74HCT14


SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	CL (pF)	TYPICAL		UNITS
		HC	HCT	
Propagation Delay, A to Y t_{PHL}, t_{PLH}	15	11	16	ns
Power Dissipation Capacitance* C_{PD}	—	20	20	pF

* C_{PD} is used to determine the dynamic power consumption, per inverter.
 $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where: f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC		V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, A to Y t_{PLH} t_{PHL}	t_{PLH}	2	—	135	—	—	—	170	—	—	—	205	—	—	ns
	t_{PHL}	4.5	—	27	—	—	—	34	—	—	—	41	—	57	
		6	—	23	—	—	—	29	—	—	—	35	—	—	
Output Transition Time t_{TLH} t_{THL}	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	—	—	19	—	—	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance C_i		—	—	10	—	10	—	10	—	10	—	10	—	10	pF




	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3V
V_S	50% V_{CC}	1.3V

92CS-36948RI

Fig. 2 - Transition times and propagation delay times.

CD54/74HC20 CD54/74HCT20

High-Speed CMOS Logic



92CS-38338
**FUNCTIONAL DIAGRAM AND
TERMINAL ASSIGNMENT**

Dual 4-Input NAND Gate

Type Features:


- Buffered inputs (HCT types)
- Typical propagation delay = 8 ns
@ $V_{CC} = 5V$, $C_L = 15 pF$, $T_A = 25^\circ C$ (HC types)

The RCA-CD54/74HC20 and CD54/74HCT20 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.


The CD54HC20 and CD54HCT20 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC20 and CD74HCT20 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features

- Fanout (over temperature range):
Standard outputs — 10 LSTTL loads
Bus driver outputs — 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL} = 0.8 V$ max., $V_{IH} = 2 V$ min.
CMOS input compatibility
 $I_1 \leq 1 \mu A$ @ V_{OL} , V_{OH}



HC LOGIC DIAGRAM (1 GATE)



HCT LOGIC DIAGRAM (1 GATE)

TRUTH TABLE

INPUTS				OUTPUTS
nA	nB	nC	nD	nY
L	X	X	X	H
X	L	X	X	H
X	X	L	X	H
X	X	X	L	H
H	H	H	H	L

X = Don't Care

L = Low Voltage Level
H = High Voltage Level

CD54/74HC20

CD54/74HCT20

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground) -0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA
DC OUTPUT CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	
 -65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) V_{CC} :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ\text{C}$
Input Rise and Fall Times, t_r, t_f at 2V at 4.5 V at 6V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC20 CD54/74HCT20

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC20/CD54HC20										CD74HCT20/CD54HCT20										UNITS				
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE			54HC TYPE			TEST CONDITIONS			74HCT/54HCT TYPE			74HCT TYPE			54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C				-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max			
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5		2	—	—	2	—	2	—	—	V		
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	to												
			6	4.2	—	—	4.2	—	4.2	—	—	—	5.5												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5		—	—	0.8	—	0.8	—	0.8	—	V		
			4.5	—	—	1.35	—	1.35	—	1.35	—	to													
			6	—	—	1.8	—	1.8	—	1.8	—	5.5													
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	—	V		
	or		4.5	4.4	—	—	4.4	—	4.4	—	or														
	CMOS Loads V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}														
TTL Loads	V _{IL}	-4									V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V			
	or		4.5	3.98	—	—	3.84	—	3.7	—	or														
	V _{IH}		6	5.48	—	—	5.34	—	5.2	—	V _{IH}														
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	V		
	or		4.5	—	—	0.1	—	0.1	—	0.1	or														
	CMOS Loads V _{IH}		6	—	—	0.1	—	0.1	—	0.1	V _{IH}														
TTL Loads	V _{IL}	4									V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	—	—	V			
	or		4.5	—	—	0.26	—	0.33	—	0.4	or														
	V _{IH}		6	—	—	0.26	—	0.33	—	0.4	V _{IH}														
Input Leakage Current I _i	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	—	μA		
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	V _{CC} or Gnd	5.5	—	—	2	—	20	—	40	—	40	—	μA		
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1 4.5 to 5.5	—	100	360	—	450	—	490	—	490	—	μA			

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
All	0.15

*Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC20 CD54/74HCT20

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	TYPICAL		UNITS
		HC	HCT	
Propagation Delay, Data Input to Output Y (Fig. 1) ($C_L = 15\text{ pF}$)	t_{PLH} t_{PHL}	8	11	ns
Power Dissipation Capacitance*	C_{PD}	26	38	pF

* C_{PD} is used to determine the dynamic power consumption, per gate.


$$PD = V_{CC}^2 f_i (C_{PD} + C_L) \text{ where } f_i = \text{input frequency}$$

$C_L = \text{output load capacitance.}$

$V_{CC} = \text{supply voltage.}$

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Input to Output (Fig. 1)	t_{PLH}	4.5	—	100	—	—	—	125	—	—	—	150	—	—	ns
	t_{PHL}	6	—	17	—	—	—	21	—	—	—	26	—	—	
Transition Times (Fig. 1)	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	—	—	19	—	—	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF




	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_s	50% V_{CC}	1.3V

Fig. 1 — Transition times and propagation delay times.

CD54/74HC21 CD54/74HCT21

High-Speed CMOS Logic



92CS-39565
**FUNCTIONAL DIAGRAM AND
TERMINAL ASSIGNMENT**

Dual 4-Input AND Gate

Type Features:


- Buffered inputs
- Typical propagation delay = 9ns
@ $V_{CC} = 5V$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$ (HC types)

The RCA-CD54/74HC21 and CD54/74HCT21 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC21 and CD54HCT21 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC21 and CD74HCT21 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ\text{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}



92CS-39822
LOGIC DIAGRAM

TRUTH TABLE

INPUTS				OUTPUTS
nA	nB	nC	nD	nY
L	X	X	X	L
X	L	X	X	L
X	X	L	X	L
X	X	X	L	L
H	H	H	H	H

X = Don't Care
L = Low Level Voltage
H = High Level Voltage

CD54/74HC21 CD54/74HCT21

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{Stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC21 CD54/74HCT21

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC21/CD54HC21										CD74HCT21/CD54HCT21								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min		Max	Min	Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	3.7	V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Grid	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	V _{CC} or Gnd	5.5	—	—	2	—	20	—	40	—	40	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS*
ALL	1

*Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC21 CD54/74HCT21


SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	CL (pF)	TYPICAL		UNITS	
		HC	HCT		
Propagation Delay, Data Input to Output Y (Fig. 1)	t_{PHL}, t_{PLH}	15	9	11	ns
Power Dissipation Capacitance*	C_{PD}	—	36	42	pF

* C_{PD} is used to determine the dynamic power consumption, per gate.
 $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where: f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS	
		1HC		1HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, Input to Output (Fig. 1)	t_{PLH}	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
	t_{PHL}	4.5	—	22	—	27	—	28	—	34	—	33	—	41	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Transition Times (Fig. 1)	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF




92CS-39823

	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 1 — Transition times and propagation delay times.

CD54/74HC27 CD54/74HCT27

High-Speed CMOS Logic



**FUNCTIONAL DIAGRAM AND
TERMINAL ASSIGNMENT**

Triple 3-Input NOR Gate

Type Features:


- Buffered Inputs
- Typical CD54/74HC27 Propagation Delay = 7ns
@ $V_{CC} = 5V, C_L = 15pF, T_A = 25^\circ C$

The RCA-CD54/74HC27 and CD54/74HCT27 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The CD54/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC27 and CD54HCT27 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC27 and CD74HCT27 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%, N_{IH} = 30\%$
of V_{CC} , @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8V$ Max., $V_{IH} = 2V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}



92CS-38425

LOGIC DIAGRAM

TRUTH TABLE

nA	nB	nC	nY
L	L	L	H
L	L	H	L
L	H	L	L
H	L	L	L
H	H	L	L
L	H	H	L
H	L	H	L
H	H	H	L

92CS-38425

L = Low Level
H = High Level

CD54/74HC27 CD54/74HCT27

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC27 CD54/74HCT27

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC27/CD54HC27										CD74HCT27/CD54HCT27										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE			
	V _i V	I _o mA	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C			V _i V	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to										
			6	4.2	—	—	4.2	—	4.2	—	—	5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5									V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to		—	—	0.8	—	0.8	—	0.8		
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
	or		4.5	4.4	—	—	4.4	—	4.4	—	or											
	CMOS Loads V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}											
TTL Loads	V _{IL}	-4	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	V		
	or																					
	V _{IH}		5.2	6	5.48	—	—	5.34	—	5.2	—										V _{IH}	
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	V	
	or		4.5	—	—	0.1	—	0.1	—	0.1	—											
	CMOS Loads V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—											V _{IH}
TTL Loads	V _{IL}	4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	—	V	
	or																					
	V _{IH}		5.2	6	—	—	0.26	—	0.33	—	0.4											V _{IH}
Input Leakage Current I _i	V _{cc} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA	
Quiescent Device Current I _{cc}	V _{cc} or Gnd	0	6	—	—	2	—	20	—	40	V _{cc} or Gnd	5.5	—	—	2	—	20	—	40	—	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{cc} *											V _{cc} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	μA	

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
All	1.5

*Unit Load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC27 CD54/74HCT27


SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r = t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	SYMBOL	TYPICAL		UNITS
			HC	HCT	
Propagation Delay, Data Input to Output Y (Fig. 1)	15	t_{PLH} t_{PHL}	7	9	ns
Power Dissipation Capacitance*	—	C_{PD}	26	28	pF

* C_{PD} is used to determine the dynamic power consumption, per gate.
 $PD = V_{CC}^2 f_i (C_{PD} + C_L)$
 f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r = t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Input to Output (Fig. 1)	t_{PLH}	2	95	—	—	120	—	—	—	145	—	—	—	ns	
	t_{PHL}	4.5	19	23	—	24	29	—	29	25	35	—			
		6	16	—	—	20	—	—	—	—	—	—			
Transition Times (Fig. 1)	t_{TLH}	2	75	—	—	95	—	—	—	110	—	—	ns		
	t_{THL}	4.5	15	15	—	19	19	—	22	22	—	—			
		6	13	—	—	16	—	—	19	—	—	—			
Input Capacitance	C_i	—	10	10	10	10	10	10	10	10	10	10	pF		




	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 1 - Transition times and propagation delay times.

CD54/74HC30 CD54/74HCT30

High-Speed CMOS Logic



92CS-38426

FUNCTIONAL DIAGRAM

The RCA-CD54/74HC30 and CD54/74HCT30 each contain an eight-input NAND gate in one package. They provide the system designer with the direct implementation of the positive logic 8-input NAND function.

The CD54HC/HCT30 are supplied in 14-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT30 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).


8-Input NAND Gate

Type Features:

- Buffered inputs and outputs
- Typical propagation delay = 10 ns
- @ $V_{CC} = 5V$, $C_L = 15 pF$, $T_A = 25^\circ C$

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



92CS-38428RI

LOGIC DIAGRAM

TRUTH TABLE								
INPUTS								OUTPUT
A	B	C	D	E	F	G	H	\bar{Y}
L	X	X	X	X	X	X	X	H
X	L	X	X	X	X	X	X	H
X	X	L	X	X	X	X	X	H
X	X	X	L	X	X	X	X	H
X	X	X	X	L	X	X	X	H
X	X	X	X	X	L	X	X	H
X	X	X	X	X	X	L	X	H
X	X	X	X	X	X	X	L	H
H	H	H	H	H	H	H	H	L

H = HIGH voltage level
L = LOW voltage level
X = Don't care

CD54/74HC30 CD54/74HCT30

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ$ C

PACKAGE TYPE E, M -40 to $+85^\circ$ C

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ$ C

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C


Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ$ C
Input Rise and Fall Times t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.



92CS-38427RI

TERMINAL ASSIGNMENT

CD54/74HC30 CD54/74HCT30

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC30/CD54HC30										CD74HCT30/CD54HCT30								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min		Max	Min	Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	—										
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	3.7	V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	V _{CC} or Gnd	5.5	—	—	2	—	20	—	40	—	40	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	— 100	360 360	— —	450 450	— —	490 490	— —	490	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
All	0.6

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC30 CD54/74HCT30


SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	C _L (pF)	SYMBOL	TYPICAL		UNITS
			HC	HCT	
Propagation Delay, Data Input to Output \bar{Y} (Fig. 1)	15	t _{PLH} t _{PHL}	10	11	ns
Power Dissipation Capacitance*	—	C _{PD}	25	26	pF

*C_{PD} is used to determine the dynamic power consumption, per gate.
 PD = V_{CC}² f_i (C_{PD} + C_L)
 f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Input to Output (Fig. 1)	t _{PLH}	2	—	130	—	—	165	—	—	—	195	—	—	ns	
	t _{PHL}	4.5	—	26	—	—	33	—	—	—	39	—	—		
		6	—	22	—	—	28	—	—	—	33	—	—		
Transition Times (Fig. 1)	t _{TLH}	2	—	75	—	—	95	—	—	—	110	—	—	ns	
	t _{THL}	4.5	—	15	—	—	19	—	—	—	22	—	—		
		6	—	13	—	—	16	—	—	—	19	—	—		
Input Capacitance	C _i	—	—	10	—	—	10	—	—	—	10	—	—	pF	




	54/74HC	54/74HCT
Input Level	V _{CC}	3V
Switching Voltage, V _s	50% V _{CC}	1.3 V

Fig. 1 - Transition times and propagation delay times.

CD54/74HC32 CD54/74HCT32

High-Speed CMOS Logic



**FUNCTIONAL DIAGRAM AND
TERMINAL ASSIGNMENT**

Quad 2-Input OR Gate

Type Features:



- Typical propagation delay = 7 ns
@ $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{ C}$ (HC32)

The RCA-CD54/74HC32 and CD54/74HCT32 contain four 2-input OR gates in one package.

The CD54HC/HCT32 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT32 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ\text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_1 \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}



TRUTH TABLE

INPUTS		OUTPUT
nA	nB	nY
L	L	L
L	H	H
H	L	H
H	H	H

H = HIGH voltage level.
L = LOW voltage level.

Fig. 1 - Logic diagrams.

CD54/74HC32 CD54/74HCT32

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{cc}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I _{ik} (FOR V _i < -0.5 V OR V _i > V _{cc} +0.5V)	±20mA
DC OUTPUT DIODE CURRENT, I _{ok} (FOR V _o < -0.5 V OR V _o > V _{cc} +0.5V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{cc} + 0.5V)	±25mA
DC V _{cc} OR GROUND CURRENT (I _{cc})	±50mA
POWER DISSIPATION PER PACKAGE (P _o):	
For T _A = -40 to +60° C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100° C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125° C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70° C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125° C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H	-55 to +125° C
PACKAGE TYPE E, M	-40 to +85° C
STORAGE TEMPERATURE (T _{stg})	-65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	+300° C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For T _A = Full Package Temperature Range) V _{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _i , V _o	0	V _{cc}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC32 CD54/74HCT32

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC32/CD54HC32										CD74HCT32/CD54HCT32								UNITS	
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V
			4.5	3.15	—	—	3.15	—	3.15	—		to	2	—	—	2	—	2	—	
			6	4.2	—	—	4.2	—	4.2	—		5.5								
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—
			6	—	—	1.8	—	1.8	—	1.8	—	5.5								
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—										
			6	5.9	—	—	5.9	—	5.9	—										
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1										
			6	—	—	0.1	—	0.1	—	0.1										
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	V _{CC} or Gnd	5.5	—	—	2	—	20	—	40	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
All Inputs	1.5

* Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC32 CD54/74HCT32

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L pF	SYMBOL	TYPICAL VALUES		UNITS
			54/74HC	54/74HCT	
Propagation Delay A, B to Y	15	t_{PLH} t_{PHL}	7	9	ns
Power Dissipation Capacitance	—	C_{PD}^*	22	22	pF

* C_{PD} is used to determine the dynamic power consumption, per gate.

$P_D = f_i V_{CC}^2 (C_{PD} + C_L)$ where:


f_i = input frequency.

C_L = output load capacitance.

V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay A, B to Y Figure 2	t_{PLH}	2	90	—	—	—	115	—	—	—	135	—	—	ns	
	t_{PHL}	4.5	18	24	23	30	27	36	—	—	—	—			
		6	15	—	20	—	23	—	—	—	—	—			
Transition Times Figure 2	t_{TLH}	2	75	—	—	—	95	—	—	—	110	—	—	ns	
	t_{THL}	4.5	15	15	19	19	22	22	—	—	—	—			
		6	13	—	16	—	19	—	—	—	—	—			
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	pF		




92CS-38436

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 2 - Transition times and propagation delay times.

CD54/74HC42 CD54/74HCT42

High-Speed CMOS Logic



BCD to Decimal Decoder (1-of-10)

Type Features:

- Buffered inputs and outputs
- Typical propagation delay = 12 ns @ $V_{CC} = 5V$, $C_L = 15 pF$
 $T_A = 25^\circ C$ (HC42)

The RCA-CD54/74HC42 and CD54/74HCT42 BCD-to-Decimal Decoders utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL decoders with the low power consumption of standard CMOS integrated circuits. These devices have the capability of driving 10 LSTTL loads and are compatible with the standard 54LS/74LS logic family. One of ten outputs (low on select) is selected in accordance with the BCD input. Non-valid BCD inputs result in none of the outputs being selected (all outputs are high).

The CD54HC42 and CD54HCT42 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC42 and CD74HCT42 are supplied in 16-lead dual-in-line plastic packages (E suffix), and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}





Fig. 1 — Logic diagram



TERMINAL ASSIGNMENT

CD54/74HC42 CD54/74HCT42

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{CC} + 0.5V)	±20mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{CC} + 0.5V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{CC} + 0.5V)	±25mA
DC V _{CC} OR GROUND CURRENT (I _{CC})	±50mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to -85°C
STORAGE TEMPERATURE (T _{stg})	-65 to -150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	-265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package Temperature Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _i , V _o	0	V _{CC}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

TRUTH TABLE

Inputs				Outputs									
A3	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9
L	L	L	L	L	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	H	H	L	H	H	H	H	H	H	H
L	L	H	H	H	H	H	L	H	H	H	H	H	H
L	H	L	L	H	H	H	H	L	H	H	H	H	H
L	H	L	H	H	H	H	H	H	L	H	H	H	H
L	H	H	L	H	H	H	H	H	H	L	H	H	H
L	H	H	H	H	H	H	H	H	H	H	L	H	H
H	L	L	L	H	H	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L
H	L	H	L	H	H	H	H	H	H	H	H	H	H
H	L	H	H	H	H	H	H	H	H	H	H	H	H
H	H	L	L	H	H	H	H	H	H	H	H	H	H
H	H	L	H	H	H	H	H	H	H	H	H	H	H
H	H	H	L	H	H	H	H	H	H	H	H	H	H
H	H	H	H	H	H	H	H	H	H	H	H	H	H

L = Low Voltage Level
H = High Voltage Level

CD54/74HC42 CD54/74HCT42

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC42/CD54HC42									CD74HCT42/CD54HCT42									UNITS						
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES			54HCT TYPES				
	V _i V	I _o mA	V _{cc} V	+25° C			-40/ +85° C			-55/ +125° C			V _i V	V _{cc} V	+25° C			-40/ +85° C			-55/ +125° C				
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max	Min		Max	Min	Max			
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5			2	—	—	2	—	2	—	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	5.5												
			6	4.2	—	—	4.2	—	4.2	—	—	—													
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5			—	—	0.8	—	0.8	—	0.8	—	—	V
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	5.5												
			6	—	—	1.8	—	1.8	—	1.8	—	—													
High-Level Output Voltage V _{OH} CMOS Loads	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	—	V	
			4.5	4.4	—	—	4.4	—	4.4	—	—														
			6	5.9	—	—	5.9	—	5.9	—	—														
TTL Loads	V _{IL} or V _{IH}											V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V		
		-4	4.5	3.98	—	—	3.84	—	3.7	—	—														
		-5.2	6	5.48	—	—	5.34	—	5.2	—	—														
Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	V	
			4.5	—	—	0.1	—	0.1	—	0.1	—														
			6	—	—	0.1	—	0.1	—	0.1	—														
TTL Loads	V _{IL} or V _{IH}											V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	—	V		
		4	4.5	—	—	0.26	—	0.33	—	0.4	—														
		5.2	6	—	—	0.26	—	0.33	—	0.4	—														
Input Leakage Current I _i	V _{cc} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	—	μA		
Quiescent Device Current I _{cc}	V _{cc} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{cc} or Gnd	5.5	—	—	8	—	80	—	160	—	—	μA		
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{cc} *												V _{cc} -2.1 to 5.5	4.5 to 5.5	— to —	100 360	— to —	450 490	— to —	— to —	— to —	— to —	— to —	μA		

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
ALL	1

*Unit Load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC42 CD54/74HCT42


SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{ C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	SYMBOL	TYPICAL		UNITS
			54/74HC	54/74HCT	
Any Input to \bar{Y}	15	t_{PHL}, t_{PLH}	12	14	ns
Power Dissipation Capacitance*	—	C_{PD}	65	70	pF

* C_{PD} is used to determine the dynamic power consumption, per package.
 $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where:
 f_i = input frequency.
 C_L = output load capacitance.
 V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)


CHARACTERISTIC	SYMBOL	V_{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Any Input to \bar{Y}	t_{PLH}	2	—	150	—	—	190	—	—	—	225	—	—	ns	
	t_{PHL}	4.5	—	30	—	35	—	38	—	44	—	45	—		53
		6	—	26	—	—	33	—	—	—	38	—	—		
Output Transition Time	t_{THL}	2	—	75	—	—	95	—	—	—	110	—	—	ns	
	t_{TLH}	4.5	—	15	—	15	—	19	—	19	—	22	—		22
		6	—	13	—	—	16	—	—	—	19	—	—		
Input Capacitance	C_i		—	—	—	—	—	—	—	—	—	—	—	pF	
			—	10	—	10	—	10	—	10	—	10	—		10
			—	—	—	—	—	—	—	—	—	—	—		—



	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Transition times and propagation delay times.

CD54/74HC73 CD54/74HCT73



FUNCTIONAL DIAGRAM

Dual J-K Flip-Flop with Reset Negative-Edge Trigger

Type Features:

- Hysteresis on clock inputs for improved noise immunity and increased input Rise and Fall times.
- Asynchronous Reset
- Complementary Outputs
- Buffered Inputs
- Typical $f_{max} = 60\text{MHz} @ V_{cc} = 5\text{V}, C_L = 15\text{pF}, T_A = 25^\circ\text{C}$

The RCA-CD54/74HC73 and CD54/74HCT73 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

These flip-flops have independent J, K, Reset and Clock inputs and Q and \bar{Q} outputs. They change state on the negative-going transition of the clock pulse. Reset is accomplished asynchronously by a low-level input. This device is functionally identical to the HC/HCT 107 but differs in terminal assignment and in some parametric limits.

The 54HCT/74HCT logic family is functionally as well as pin-compatible with the standard 54LS/74LS logic family.

The CD54HC73 and CD54HCT73 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC73 and CD74HCT73 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%, N_{IH} = 30\%$ of V_{cc} , @ $V_{cc} = 5\text{V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{V Max.}, V_{IH} = 2\text{V Min.}$
CMOS Input Compatibility $I_I \leq 1\ \mu\text{A} @ V_{OL}, V_{OH}$

**TRUTH TABLE
(EACH FLIP-FLOP)**

INPUTS				OUTPUTS	
\bar{R}	\bar{CP}	J	K	Q	\bar{Q}
L	X	X	X	L	H
H	X	L	L	No change	No change
H	X	H	L	H	L
H	X	L	H	L	H
H	X	H	H	Toggle	Toggle
H	H	X	X	No change	No change

H = High Level (Steady State)
L = Low Level (Steady State)
X = Irrelevant
↘ = High-to-Low transition




Fig. 1 - Logic diagram.

CD54/74HC73 CD54/74HCT73

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):
(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{cc} + 0.5$ V) ± 25 mA

DC V_{cc} OR GROUND CURRENT (I_{cc}) ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at $8\text{ mW}/^\circ\text{C}$ to 300 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at $8\text{ mW}/^\circ\text{C}$ to 300 mW

For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at $6\text{ mW}/^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$


PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max $+265^\circ\text{C}$

Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ\text{C}$



RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{cc} .* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{cc}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ\text{C}$
Input Rise and Fall Times t_r, t_f † at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

†Applicable for all inputs except clock.

CD54/74HC73

CD54/74HCT73

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC73, CD54HC73										CD74HCT73, CD54HCT73										UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5											V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	—	—	—	
			6	4.2	—	—	4.2	—	4.2	—	—	5.5											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5											V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	0.8	—	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5											
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—		V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—													
			6	5.9	—	—	5.9	—	5.9	—													
TTL Loads	V _{IL} or V _{IH}	-4	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—		V
		-5.2	6	5.48	—	—	5.34	—	5.2	—													
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1													
			6	—	—	0.1	—	0.1	—	0.1													
TTL Loads	V _{IL} or V _{IH}	4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	—	V
		5.2	6	—	—	0.26	—	0.33	—	0.4													
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	—	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	4	—	40	—	80	V _{CC} or Gnd	5.5	—	—	4	—	40	—	80	—	80	—	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1 to 5.5	4.5 to 5.5	—	100	360	—	450	—	490	—	490	—	μA

* For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
All	0.3

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC73 CD54/74HCT73

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{C}$, Input $t_r=6\text{ ns}$)

CHARACTERISTIC	SYMBOL	C_L (pF)	TYPICAL		UNITS
			HC	HCT	
Propagation Delay \overline{CP} to Q	t_{PLH} t_{PHL}	15	13	16	ns
\overline{CP} to \overline{Q}			13	15	ns
\overline{R} to Q, \overline{Q}			12	14	ns
\overline{CP} Frequency	f_{max}	15	60	60	MHz
Power Dissipation Capacitance*	C_{PD}	—	28	28	pF

* C_{PD} is used to determine the dynamic power consumption, per flip-flop.


$$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$$

where f_i = input frequency, f_o = output frequency,

C_L = output load capacitance, V_{CC} = supply voltage.

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION V_{CC} V	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Pulse Width \overline{CP}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	16	—	20	—	20	—	24	—	24	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
\overline{R}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	18	—	20	—	23	—	24	—	27	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
Set-up Time J, K to \overline{CP}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	16	—	20	—	20	—	24	—	24	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
Hold Time J, K to \overline{CP}	2	3	—	—	—	3	—	—	—	3	—	—	—	ns
	4.5	3	—	3	—	3	—	3	—	3	—	3	—	
	6	3	—	—	—	3	—	—	—	3	—	—	—	
Removal Time t_{REM}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	12	—	20	—	15	—	24	—	18	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
\overline{CP} Frequency f_{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	4.5	30	—	30	—	25	—	25	—	20	—	20	—	
	6	35	—	—	—	29	—	—	—	23	—	—	—	



92CS-38803


TERMINAL ASSIGNMENT

CD54/74HC73

CD54/74HCT73

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)


CHARACTERISTIC	TEST CONDITION V_{CC} V	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay \overline{CP} to Q t_{PLH}, t_{PHL}	2	—	160	—	—	—	200	—	—	—	240	—	—	ns
	4.5	—	32	—	38	—	40	—	48	—	48	—	57	
	6	—	28	—	—	—	34	—	—	—	41	—	—	
\overline{CP} to \overline{Q}	2	—	160	—	—	—	200	—	—	—	240	—	—	ns
	4.5	—	32	—	36	—	40	—	45	—	48	—	54	
	6	—	28	—	—	—	34	—	—	—	41	—	—	
\overline{R} to Q, \overline{Q}	2	—	145	—	—	—	180	—	—	—	220	—	—	ns
	4.5	—	29	—	34	—	36	—	43	—	44	—	51	
	6	—	25	—	—	—	31	—	—	—	38	—	—	
Output Transition Time t_{TLH}, t_{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF



	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 3 - Transition times, propagation delay times, and setup and hold times.

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Dual D Flip-Flop with Set and Reset Positive-Edge Trigger

Type Features:

- Hysteresis on clock inputs for improved noise immunity and increased input Rise and Fall times.
- Asynchronous Set and Reset
- Complementary Outputs
- Buffered Inputs
- Typical $f_{max} = 50 \text{ MHz} @ V_{CC} = 5V, C_L = 15 \text{ pF}, T_A = 25^\circ\text{C}$

The RCA-CD54/74HC74 and CD54/74HCT74 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL Loads.

This flip-flop has independent DATA, SET, RESET and CLOCK inputs and Q and Q-bar outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. SET and RESET are independent of the clock and are accomplished by a low level at the appropriate input.

The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC74 and CD54HCT74 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC74 and CD74HCT74 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%, N_{IH} = 30\% \text{ of } V_{CC} @ V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8V \text{ Max.}, V_{IH} = 2V \text{ Min.}$
CMOS Input Compatibility
 $I_i \leq 1 \mu\text{A} @ V_{OL}, V_{OH}$

TRUTH TABLE

INPUTS				OUTPUTS	
SET	RESET	CP	D	Q	Q̄
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↗	H	H	L
H	H	↘	L	L	H
H	H	L	X	Q0	Q̄0

H = High Level (Steady State)
L = Low Level (Steady State)
X = Don't Care
↗ = Transition from Low to High level

NOTES: Q0 = the level of Q before the indicated input conditions were established.
*This configuration is nonstable, that is, it will not persist when set and reset inputs return to their inactive (high) level.




Fig. 1 — Logic Diagram

CD54/74HC74 CD54/74HCT74

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):

(Voltages referenced to ground)

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	±20mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < $V_o < V_{CC} + 0.5$ V)	±25mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	±50mA

POWER DISSIPATION PER PACKAGE (P_o):

For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C

STORAGE TEMPERATURE (T_{stg})

	-65 to $+150^\circ$ C
--	-----------------------

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C


RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{in}, V_{out}	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times t_r, t_f •			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

•Applicable for all inputs except clock.



TERMINAL ASSIGNMENT

CD54/74HC74 CD54/74HCT74

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC74/CD54HC74										CD74HCT74/CD54HCT74								UNITS														
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES															
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C															
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max													
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V												
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5																					
			6	4.2	—	—	4.2	—	4.2	—																							
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V												
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5																					
			6	—	—	1.8	—	1.8	—	1.8	—																						
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V											
or			4.5	4.4	—	—	4.4	—	4.4	—	or																						
CMOS Loads	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}																						
* TTL Loads	V _{IL}									V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	3.7	—	V												
or		-4	4.5	3.98	—	—	3.84	—	3.7	—												or											
	V _{IH}	-5.2	6	5.48	—	—	5.34	—	5.2	—												V _{IH}											
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V											
or			4.5	—	—	0.1	—	0.1	—	0.1	—												or										
CMOS Loads	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—												V _{IH}										
TTL Loads	V _{IL}									V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V												
or		4	4.5	—	—	0.26	—	0.33	—	0.4												or											
	V _{IH}	5.2	6	—	—	0.26	—	0.33	—	0.4												V _{IH}											
Input Leakage Current I _I	V _{CC}		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA											
or																																	
Gnd																																	
Quiescent Device Current I _{CC}	V _{CC}	0	6	—	—	4	—	40	—	80	V _{CC}	5.5	—	—	4	—	40	—	80	—	80	μA											
or											or																						
Gnd											Gnd																						
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5	to	—	100	360	—	450	—	490	—	μA											
											5.5																						

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
D	0.5
\bar{R}	0.5
CP	0.7
\bar{S}	0.75

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC74 CD54/74HCT74

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	C _L (pF)	TYPICAL		UNITS
			HC	HCT	
Propagation Delay CP to Q, \bar{Q} (Fig. 2) \bar{R} to Q, \bar{Q} (Fig. 3) S to Q, \bar{Q} (Fig. 3)	t _{PLH}	15	14	14	ns
	t _{PHL}		17	17	
			17	17	
CP Frequency	f _{MAX}	15	50	50	MHz
Power Dissipation Capacitance*	C _{PD}	—	25	30	pF

*C_{PD} is used to determine the dynamic power consumption, per flip-flop.

PD = C_{PD} V_{CC}² f_i + Σ (C_L V_{CC}² f_o) where: f_i = input frequency
f_o = output frequency
C_L = output load capacitance
V_{CC} = supply voltage

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS V _{CC} (V)	LIMITS												UNITS		
		25°C				-40°C to +85°C				-55°C to +125°C						
		HC		HCT		74HC		74HCT		54HC		54HCT				
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
Data to CP	t _{SU}	2	60	—	—	—	—	75	—	—	—	—	90	—	—	ns
Set-up Time (Fig. 4)	4.5	12	—	12	—	—	—	15	—	15	—	—	18	—	18	
	6	10	—	—	—	—	—	13	—	—	—	—	15	—	—	
Hold Time (Fig. 4)	t _H	2	3	—	—	—	—	3	—	—	—	—	3	—	—	ns
	4.5	3	—	3	—	—	—	3	—	3	—	—	3	—	3	
	6	3	—	—	—	—	—	3	—	—	—	—	3	—	—	
Removal Time \bar{R} , \bar{S} to CP (Fig. 3)	t _{REM}	2	30	—	—	—	—	40	—	—	—	—	45	—	—	ns
	4.5	6	—	6	—	—	—	8	—	8	—	—	9	—	9	
	6	5	—	—	—	—	—	7	—	—	—	—	8	—	—	
Pulse Width \bar{R} , \bar{S} (Figs. 2, 3)	t _w	2	80	—	—	—	—	100	—	—	—	—	120	—	—	ns
	4.5	16	—	16	—	—	—	20	—	20	—	—	24	—	24	
	6	14	—	—	—	—	—	17	—	—	—	—	20	—	—	
Pulse Width CP (Figs. 2, 3)	t _w	2	80	—	—	—	—	100	—	—	—	—	120	—	—	ns
	4.5	16	—	18	—	—	—	20	—	23	—	—	24	—	27	
	6	14	—	—	—	—	—	17	—	—	—	—	20	—	—	
CP Frequency	f _{MAX}	2	6	—	—	—	—	5	—	—	—	—	4	—	—	MHz
	4.5	30	—	25	—	—	—	25	—	20	—	—	20	—	16	
	6	35	—	—	—	—	—	29	—	—	—	—	23	—	—	

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	V _{CC} (V)	LIMITS										UNITS					
		25°C				-40°C to +85°C				-55°C to +125°C							
		HC		HCT		74HC		74HCT		54HC			54HCT				
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.				
Propagation Delay, CP to Q, \bar{Q} (Fig. 2)	t _{PLH}	2	—	175	—	—	—	—	220	—	—	—	—	265	—	ns	
	t _{PHL}	4.5	—	35	—	35	—	—	44	—	44	—	—	53	—		53
	6	—	30	—	—	—	—	—	37	—	—	—	—	45	—		—
\bar{R} , \bar{S} to Q, \bar{Q} (Fig. 3)	t _{PHL}	2	—	200	—	—	—	—	250	—	—	—	—	300	—	ns	
	t _{PLH}	4.5	—	40	—	40	—	—	50	—	50	—	—	60	—		60
	6	—	34	—	—	—	—	—	43	—	—	—	—	51	—		—
Transition Times (Fig. 5)	t _{TLH}	2	—	75	—	—	—	—	95	—	—	—	—	110	—	ns	
	t _{THL}	4.5	—	15	—	15	—	—	19	—	19	—	—	22	—		22
	6	—	13	—	—	—	—	—	16	—	—	—	—	19	—		—
Input Capacitance	C _i		—	10	—	10	—	—	10	—	10	—	—	10	—	pF	

CD54/74HC74 CD54/74HCT74




Fig. 2 — Clock pre-requisite and propagation delays.




Fig. 3 — Reset or Set pre-requisite and propagation delays




Fig. 4 — Data pre-requisite times.





Fig. 5 — Output transition times.

	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3V
V_S	$50\% V_{CC}$	1.3V

CD54/74HC75 CD54/74HCT75



Dual 2-Bit Bistable Transparent Latch

Type Features:

- True and Complementary Outputs
- Buffered Inputs and Outputs

FUNCTIONAL DIAGRAM

The RCA-CD54/74HC75 and CD54/74HCT75 are dual 2-bit bistable transparent latches. Each one of the 2-bit latches is controlled by separate Enable inputs (\overline{TE} and $2E$) which are active LOW. When the Enable input is HIGH data enters the latch and appears at the Q output. When the Enable input (\overline{TE} and $2E$) is LOW the output is not affected.

The CD54HC/HCT75 are supplied in 16-lead hermetic dual-in-line packages (F suffix). The CD74HC/HCT75 are supplied in 16-lead dual-in-line plastic package (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^{\circ}\text{C}$
- Balanced Propagation delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ;
@ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1\ \mu\text{A}$ @ V_{OL} , V_{OH}




Fig. 1 - Logic Diagram




Fig. 2 - Latch Detail

CD54/74HC75 CD54/74HCT75

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_I < -0.5$ V OR $V_I > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_O < -0.5$ OR $V_O > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_O) (FOR -0.5 V $< V_O < V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING -TEMPERATURE RANGE (T_A):
PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$


LEAD TEMPERATURE (DURING SOLDERING):
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_I V_O	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ\text{C}$
input Rise and Fall Times t_r , t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.



TERMINAL ASSIGNMENT

TRUTH TABLE

Inputs		Outputs	
D	\bar{E}	Q	\bar{Q}
L	H	L	H
H	H	H	L
X	L	Q0	$\bar{Q}0$

H = High Level

L = Low Level

X = Don't Care

Q0 = The level of Q before the transition of \bar{E} .

CD54/74HC75 CD54/74HCT75

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC75/CD54HC75										CD74HCT75/CD54HCT75								UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V ₁ V	I _o mA	V _{cc} V	+ 25° C			-40/ + 85° C		-55/ + 125° C		V ₁ V	V _{cc} V	+ 25° C			-40/ + 85° C		-55/ + 125° C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—		4.5								V	
			4.5	3.15	—	—	3.15	—	3.15	—		to	2	—	—	2	—	2	—		
			6	4.2	—	—	4.2	—	4.2	—	—	5.5									
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5		4.5								V	
			4.5	—	—	1.35	—	1.35	—	1.35		to	—	—	0.8	—	0.8	—	0.8		
			6	—	—	1.8	—	1.8	—	1.8		5.5									
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}									V	
or			4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—		
CMOS Loads	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}										
TTL Loads	V _{IL}										V _{IL}									V	
or	-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—			
or	-5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}											
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}									V	
or			4.5	—	—	0.1	—	0.1	—	0.1	or	4.5	—	—	0.1	—	0.1	—	0.1		
CMOS Loads	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	V _{IH}										
TTL Loads	V _{IL}										V _{IL}									V	
or	4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4			
or	5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}											
Input Leakage Current I _i	V _{cc}		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
or	Gnd																				
Quiescent Device Current I _{cc}	V _{cc}	0	6	—	—	4	—	40	—	80	V _{cc}	5.5	—	—	4	—	40	—	80	μA	
or	Gnd										or										
Additional quiescent Device Current per input pin: 1 unit load ΔI _{cc} *												V _{cc} -2.1	4.5	to	—	100	360	—	450	—	490
												5.5									

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
DO, D1	0.8
$\overline{1E}, \overline{2E}$	1.2

*Unit load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC75 CD54/74HCT75

SWITCHING CHARACTERISTICS (V_{cc} = 5 V, T_A = 25° C, Input t_r, t_f = 6ns)

CHARACTERISTIC	C _L (pF)	SYMBOL	TYPICAL		UNITS	
			HC75	HCT75		
Propagation Delay	D to Q	15	t _{PLH}	9	11	ns
	D to \overline{Q}	15		10	11	ns
	Enable to Q	15	t _{PHL}	10	11	ns
	Enable to \overline{Q}	15		11	12	ns
Power Dissipation Capacitance*	—	C _{PD}	46	46	pF	

*C_{PD} is used to determine the dynamic power consumption per latch.

$$PD = V_{cc}^2 f_i (C_{PD} + C_L)$$

f_i = Input Frequency

C_L = Load Capacitance

V_{cc} = Supply Voltage



PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25° C				-40° C to + 85° C				-55° C to + 125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Pulse Width Enable Input	t _w	2	80	—	—	100	—	—	—	—	120	—	—	ns
		4.5	16	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	17	—	—	—	20	—	—	—	
Setup Time D to Enable	t _{su}	2	60	—	—	75	—	—	—	90	—	—	—	ns
		4.5	12	12	—	15	—	15	—	18	—	18	—	
		6	10	—	—	13	—	—	—	15	—	—	—	
Hold Time Enable to D	t _h	2	3	—	—	3	—	—	—	3	—	—	—	ns
		4.5	3	3	—	3	—	3	—	3	—	3	—	
		6	3	—	—	3	—	—	—	3	—	—	—	

CD54/74HC75 CD54/74HCT75

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Data to Q	t_{PLH}	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
	t_{PHL}	4.5	—	22	—	28	—	28	—	35	—	33	—	42	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Propagation Delay Data to \bar{Q}	t_{PLH}	2	—	130	—	—	—	165	—	—	—	195	—	—	ns
	t_{PHL}	4.5	—	26	—	28	—	33	—	35	—	39	—	42	
		6	—	22	—	—	—	28	—	—	—	33	—	—	
Propagation Delay Enable to Q	t_{PLH}	2	—	130	—	—	—	165	—	—	—	195	—	—	ns
	t_{PHL}	4.5	—	26	—	28	—	33	—	35	—	39	—	42	
		6	—	22	—	—	—	28	—	—	—	33	—	—	
Propagation Delay Enable to \bar{Q}	t_{PLH}	2	—	130	—	—	—	165	—	—	—	195	—	—	ns
	t_{PHL}	4.5	—	26	—	30	—	33	—	38	—	39	—	45	
		6	—	22	—	—	—	28	—	—	—	33	—	—	
Output Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF




	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

CD54/74HC85 CD54/74HCT85

High-Speed CMOS Logic

4-Bit Magnitude Comparator



FUNCTIONAL DIAGRAM

Type Features:

- Buffered inputs and outputs
- Typical propagation delay = 13 ns (Data to Output) @ $V_{CC} = 5V$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ\text{C}$
- Serial or Parallel expansion without external gating.

Family Features:


- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT/HCU: -40 to $+85^\circ\text{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility $I_i \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}

The RCA-CD54/74HC/HCT85 are high-speed magnitude comparators that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These 4-bit devices compare two binary, BCD, or other monotonic codes and present the three possible magnitude results at the outputs ($A > B$, $A < B$, and $A = B$). The 4-bit input words are weighted (A0 to A3 and B0 to B3), where A3 and B3 are the most significant bits.

The HC/HCT85 are expandable without external gating, in both serial and parallel fashion. The upper part of the truth table indicates operation using a single device or devices in a serially-expanded application. The parallel expansion scheme is described by the last three entries in the truth table. Circuits for serial and parallel comparison of 12 bits are shown in figures 3 and 4, respectively.

The CD54HC/HCT85 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT85 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).



TERMINAL ASSIGNMENT

CD54/74HC85 CD54/74HCT85

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):

(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{stg})

LEAD TEMPERATURE (DURING SOLDERING):	-65 to $+150^\circ\text{C}$
--------------------------------------	-------------------------------

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$




Fig. 1 - Logic diagram

CD54/74HC85 CD54/74HCT85

TRUTH TABLE

Comparing Inputs				Cascading Inputs			Outputs		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	X	X	X	X	X	X	H	L	L
A3 < B3	X	X	X	X	X	X	L	H	L
A3 = B3	A2 > B2	X	X	X	X	X	H	L	L
A3 = B3	A2 < B2	X	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	L	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	L	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	H	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	X	X	H	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	H	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	H	H	L

} single device
or
series cascading

 } parallel cascading

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{CC} .* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V _I , V _O	0	V _{CC}	V
Operating Temperature T _A : CD74 Types CD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall Times t _r , t _f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC85 CD54/74HCT85

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC85/CD54HC85										CD74HCT85/CD54HCT85										UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES						
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C						
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max					
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5					2	—	—	2	—	2	—	V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to												
			6	4.2	—	—	4.2	—	4.2	—	—	5.5												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5												V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to												
			6	—	—	1.8	—	1.8	—	1.8	—	5.5												
High-Level Output Voltage V _{O_H}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}													V
or	V _{IH}		4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	4.4	—	
CMOS Loads	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}													
TTL Loads	V _{IL}									V _{IL}														V
or	V _{IH}	-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	3.7	—	3.7	—	
	V _{IH}	-5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}													
Low-Level Output Voltage V _{O_L}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}													V
or	V _{IH}		4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	
CMOS Loads	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}												
TTL Loads	V _{IL}										V _{IL}													V
or	V _{IH}	4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	—	0.4	
	V _{IH}	5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}													
Input Leakage Current I _I	V _{CC}		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	—	±1	μA
or	Gnd																							
Quiescent Device Current I _{CC}	V _{CC}		0	6	—	—	8	—	80	—	160	V _{CC}												μA
or	Gnd											or	5.5	—	—	8	—	80	—	160	—	160	—	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	—	μA

* For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
A0-A3, B0-B3 and (A=B) in	1.5
(A>B) in, (A<B) in	1

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC85 CD54/74HCT85

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A 25°C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	C _L (pF)	TYPICAL		UNITS
			54/74HC	54/74HCT	
Propagation Delay An, Bn to (A>B)out, (A<B)out	t _{PLH} t _{PHL}	15	16	15	ns
An, Bn to (A=B) out			14	17	ns
(A>B)in,(A<B)in (A=B)in to (A>B)out,(A<B)out			11	12	ns
(A=B) in to (A=B)out			9	13	ns
Power Dissipation Capacitance*	C _{PD}	—	24	26	pF

*C_{PD} is used to determine the dynamic power consumption, per package.

P_D=V_{CC}²fi (C_{PD}+C_L) where: fi=input frequency


C_L=output load capacitance

V_{CC}=supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	TEST CONDITION V _{CC} V	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Propagation Delay An, Bn to (A>B)out, t _{PLH} (A<B)out, t _{PHL}	2	—	195	—	—	—	245	—	—	—	295	—	—	ns
	4.5	—	39	—	37	—	47	—	46	—	59	—	56	
	6	—	33	—	—	—	42	—	—	—	50	—	—	
An, Bn to (A=B)out	2	—	175	—	—	—	240	—	—	—	265	—	—	ns
	4.5	—	35	—	40	—	44	—	50	—	53	—	60	
	6	—	30	—	—	—	37	—	—	—	45	—	—	
(A>B)in, (A<B)in, (A=B)in to (A>B)out, (A<B)out	2	—	140	—	—	—	175	—	—	—	210	—	—	ns
	4.5	—	28	—	30	—	35	—	38	—	42	—	45	
	6	—	24	—	—	—	30	—	—	—	36	—	—	
(A=B)in to (A=B)out	2	—	120	—	—	—	150	—	—	—	180	—	—	ns
	4.5	—	24	—	31	—	30	—	39	—	36	—	47	
	6	—	20	—	—	—	26	—	—	—	31	—	—	
Output Transition Time	t _{TLH}	2	—	75	—	—	95	—	—	—	110	—	—	ns
	t _{THL}	4.5	—	15	—	15	19	—	19	—	22	—	22	
	6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _I	—	—	10	—	10	—	10	—	10	—	10	—	pF

CD54/74HC85 CD54/74HCT85



	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _s	50% V _{CC}	1.3 V

Fig. 2 - Transition times, propagation delay times




Fig. 3 - Series cascading --- comparing 12-bit words.





Fig. 4 - Parallel cascading --- comparing 12-bit words.

CD54/74HC86 CD54/74HCT86

High-Speed CMOS Logic



**FUNCTIONAL DIAGRAM AND
TERMINAL ASSIGNMENT**

Quad 2 - Input EXCLUSIVE - OR Gate

Type Features:

- Four independent EXCLUSIVE - OR gates
- Buffered inputs and outputs

Applications:


- Logical comparators
- Parity generators and checkers
- Adders/Subtractors

The RCA CD54/74HC86 and CD54/74HCT86 contain four independent EXCLUSIVE-OR gates in one package. They provide the system designer with a means for implementation of the EXCLUSIVE-OR function.

The CD54HC/HCT86 are supplied in 14-lead cermetc dual-in-line packages (F suffix). The CD74HC/HCT86 are supplied in 14-lead plastic dual-in-line packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



92CS-38429

Fig. 1 - Logic diagram each gate.

TRUTH TABLE

INPUTS		OUTPUT
nA	nB	nY
L	L	L
L	H	H
H	L	H
H	H	L

H = HIGH voltage level.
L = LOW voltage level.

CD54/74HC86

CD54/74HCT86

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{cc}): (Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{ik} (FOR V _i < -0.5 V OR V _i > V _{cc} +0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{ok} (FOR V _o < -0.5 V OR V _o > V _{cc} +0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{cc} +0.5 V)	±25 mA
DC V _{cc} OR GROUND CURRENT (I _{cc}):	±50 mA
POWER DISSIPATION PER PACKAGE (P _o):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C
STORAGE TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _i , V _o	0	V _{cc}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC86 CD54/74HCT86

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC86/CD54HC86										CD74HCT86/CD54HCT86								UNITS		
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE			
	V _i V	I _o mA	V _{cc} V	+25°C			-40/ +85°C		-55/ +125°C		V _i V	V _{cc} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V	
			4.5	3.15	—	—	3.15	—	3.15	—		to	2	—	—	2	—	2	—		
			6	4.2	—	—	4.2	—	4.2	—		5.5									
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5									
High-Level Output Voltage V _{OH} CMOS Loads	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V	
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V	
			-4	4.5	3.98	—	—	3.84	—	3.7	—										
			6	5.48	—	—	5.34	—	5.2	—											
Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V	
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V	
			4	4.5	—	—	0.26	—	0.33	—	0.4										
			5.2	6	—	—	0.26	—	0.33	—	0.4										
Input Leakage Current I _i	V _{cc} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{cc} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current I _{cc}	V _{cc} or Gnd		0	6	—	—	2	—	20	—	40	V _{cc} or Gnd	5.5	—	—	2	—	20	—	40	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{cc} *											V _{cc} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA	

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
All Inputs	1

* Unit load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC86

CD54/74HCT86

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L pF	SYMBOL	TYPICAL VALUES		UNITS
			54/74HC	54/74HCT	
Propagation Delay, Any Input	15	t_{PLH} t_{PHL}	9	13	ns
Power Dissipation Capacitance*	—	C_{PD}	22	27	pF

* C_{PD} is used to determine the dynamic power consumption, per gate.

$$P_D = V_{CC}^2 f_i (C_{PD} + C_L) \text{ where:}$$


f_i = input frequency.

C_L = output load capacitance.

V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, nA, nB to nY	t_{PLH} t_{PHL}	2		120	—		150	—		180	—			ns	
		4.5		24	32		30	40		36	48				
		6		20	—		26	—		31	—				
Output Transition Time	t_{TLH} t_{THL}	2		75	—		95	—		110	—		ns		
		4.5		15	15		19	19		22	22				
		6		13	—		16	—		19	—				
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	pF		




92CS-38430R2

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 2 - Transition times and propagation delay times.

High-Speed CMOS Logic

4-Bit Binary Ripple Counter



FUNCTIONAL DIAGRAM

The RCA-CD54/74HC93 and the CD54/74HCT93 are high-speed silicon-gate CMOS devices and are pin-compatible with low power Schottky TTL (LSTTL). These 4-bit binary ripple counters consist of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-eight section. Each section has a separate clock input ($\overline{CP0}$ and $\overline{CP1}$) to initiate state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q_n outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.

A gated AND asynchronous master reset (MR1 and MR2) is provided which overrides both clocks and resets (clears) all flip-flops.

Because the output from the divide-by-two section is not internally connected to the succeeding stages, the device may be operated in various counting modes.

In a 4-bit ripple counter the output Q_0 must be connected externally to input $\overline{CP1}$. The input count pulses are applied to clock input $\overline{CP0}$. Simultaneous frequency divisions of 2, 4, 8, and 16 are performed at the Q_0 , Q_1 , Q_2 , and Q_3 outputs as shown in the function table. As a 3-bit ripple counter the input count pulses are applied to input $\overline{CP1}$.

Simultaneous frequency divisions of 2, 4, and 8 are available at the Q_1 , Q_2 , and Q_3 outputs. Independent use of the first flip-flop is available if the reset function coincides with the reset of the 3-bit ripple-through counter.


The CD54HC93 and CD54HCT93 are supplied in 14-lead hermetic dual-in-line frit-seal ceramic packages (F suffix). The CD74HC93 and CD74HCT93 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Type Features:

- Can be configured to divide by 2, 8, and 16
- Asynchronous Master Reset

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to $+85^\circ\text{C}$
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity:
 $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ; @ $V_{CC}=5\text{ V}$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL}=0.8\text{ V max.}$, $V_{IH}=2\text{ V min.}$
CMOS input compatibility
 $I_L \leq 1\ \mu\text{A}$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC93 CD54/74HCT93

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):	-0.5 to +7 V
(Voltages referenced to ground)	
DC INPUT DIODE CURRENT, I _{IK} (FOR V _I < -0.5 V OR V _I > V _{CC} + 0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _O < -0.5 V OR V _O > V _{CC} + 0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _O < V _{CC} + 0.5 V)	±25 mA
DC V _{CC} OR GROUND CURRENT (I _{CC})	±50 mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60° C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100° C (PACKAGE TYPE F,H)	500 mW
For T _A = +100 to +125° C (PACKAGE TYPE F,H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70° C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125° C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F,H	-55 to +125° C
PACKAGE TYPE E,M	-40 to +85° C
STORAGE TEMPERATURE (T _{stg})	-65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300° C




Fig. 1 - HC/HCT93 logic diagram.

**FUNCTION TABLE
(Q0 connected to CP1)**

COUNT	OUTPUTS			
	Q0	Q1	Q2	Q3
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H
10	L	H	L	H
11	H	H	L	H
12	L	L	H	H
13	H	L	H	H
14	L	H	H	H
15	H	H	H	H

MODE SELECTION

RESET INPUTS		OUTPUTS			
MR1	MR2	Q0	Q1	Q2	Q3
H	H	L	L	L	L
L	H				
H	L				
L	L				

H = HIGH voltage level
L = LOW voltage level




Fig. 2 - Flip-flop (0-3) logic detail.

CD54/74HC93
CD54/74HCT93

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC93/CD54HC93										CD74HCT93/CD54HCT93										UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
				4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
				6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
				4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
				6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage	V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
CMOS Loads				4.5	4.4	—	—	4.4	—	4.4	—												
				6	5.9	—	—	5.9	—	5.9	—												
TTL Loads		V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—		V	
Low-Level Output Voltage	V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads				4.5	—	—	0.1	—	0.1	—	0.1												
				6	—	—	0.1	—	0.1	—	0.1												
TTL Loads		V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current	I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS*
CP0, CP1	0.6
MR1, MR2	0.4

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g. 360 μA max. @ 25°C.

CD54/74HC93 CD54/74HCT93

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V _I , V _O	0	V _{CC}	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t _r , t _f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS (V_{CC}=5 V, T_A=25° C, Input t_r, t_f=6 ns)

CHARACTERISTIC	C _L (pF)	TYPICAL VALUES		UNITS	
		HC	HCT		
Propagation Delay:	15			ns	
CP0 to Q0 Output		t _{PLH}	10		14
CP1 to Q3		t _{PHL}	21		24
MRn to Qn Output		13	13		
Power Dissipation Capacitance*	C _{PD}	—	25	25	pF

*C_{PD} is used to determine the dynamic power consumption, per counter.


$$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$$

where f_i = input frequency
f_o = output frequency
C_L = output load capacitance
V_{CC} = supply voltage.

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS V _{CC} (V)	LIMITS												UNITS
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency f _{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	4.5	30	—	30	—	24	—	24	—	20	—	20	—	
	6	35	—	—	—	28	—	—	—	24	—	—	—	
Clock Pulse Width CP0, CP1 t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	16	—	20	—	20	—	24	—	24	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
Reset Pulse Width t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	
	4.5	16	—	16	—	20	—	20	—	24	—	24	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
Reset Removal Time t _{REM}	2	50	—	—	—	65	—	—	—	75	—	—	—	
	4.5	10	—	10	—	13	—	13	—	15	—	15	—	
	6	9	—	—	—	11	—	—	—	13	—	—	—	


CD54/74HC93 CD54/74HCT93



	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3 V
SWITCHING VOLTAGE, V _S	50% V _{CC}	1.3 V

92CS-38370R2

Fig. 3 - Pre-requisite, propagation-delay, and output-transition times.



	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3 V
SWITCHING VOLTAGE, V _S	50%	1.3 V

92CS-38371R2


Fig. 4 - Master-Reset pre-requisite and propagation-delay times.

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r=6 ns)

CHARACTERISTIC	V _{CC}	LIMITS										UNITS		
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC			54HCT	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
Propagation Delay Time:	t _{PLH}	2	—	125	—	—	—	155	—	—	—	190	—	ns
		4.5	—	25	—	34	—	31	—	43	—	38	—	
	CP0 to Q0	6	—	21	—	—	—	26	—	—	—	32	—	
		2	—	135	—	—	—	170	—	—	—	205	—	
	CP1 to Q1	4.5	—	27	—	34	—	34	—	43	—	41	—	
		6	—	23	—	—	—	29	—	—	—	35	—	
CP1 to Q2	2	—	185	—	—	—	230	—	—	—	280	—		
	4.5	—	37	—	46	—	46	—	58	—	56	—		
CP1 to Q3	6	—	31	—	—	—	39	—	—	—	48	—		
	2	—	245	—	—	—	305	—	—	—	370	—		
MR1, MR2 to Qn	4.5	—	49	—	58	—	61	—	73	—	74	—		
	6	—	42	—	—	—	52	—	—	—	63	—		
Output Transition Time	t _{THL} t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	
		4.5	—	15	—	15	—	19	—	19	—	22	—	
Input Capacitance	C _i	6	—	13	—	—	—	16	—	—	—	19	—	
		—	—	10	—	10	—	10	—	10	—	10	—	

CD54/74HC107 CD54/74HCT107

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Dual J-K Flip-Flop with Reset

Negative-Edge Trigger

Type Features:

- Hysteresis on clock inputs for improved noise immunity and increased input Rise and Fall times.
- Asynchronous Reset
- Complementary Outputs
- Buffered Inputs
- Typical $f_{max} = 60 \text{ MHz}$ @ $V_{CC} = 5V$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ \text{C}$

The RCA-CD54/74HC107 and CD54/74HCT107 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

These flip-flops have independent J, K, Reset and Clock inputs and Q and \bar{Q} outputs. They change state on the negative-going transition of the clock pulse. Reset is accomplished asynchronously by a low-level input.

This device is functionally identical to the HC/HCT73 but differs in terminal assignment and in some parametric limits.

The 54HCT/74HCT logic family is functionally as well as pin-compatible with the standard 54LS/74LS logic family.

The CD54HC107 and CD54HCT107 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC107 and CD74HCT107 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ \text{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_I \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}

TRUTH TABLE
(EACH FLIP-FLOP)

INPUTS				OUTPUTS	
\bar{R}	\bar{CP}	J	K	Q	\bar{Q}
L	X	X	X	L	H
H	\sim	L	L	No Change	
H	\sim	H	L	H	L
H	\sim	L	H	L	H
H	\sim	H	H	Toggle	
H	H	X	X	No Change	

H = High Level (Steady State) X = Irrelevant
L = Low Level (Steady State) \sim = High-to-Low transition




Fig. 1 - Logic diagram.

CD54/74HC107 CD54/74HCT107

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT, (I_{CC}): ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$

PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ\text{C}$




Fig. 2 - Flip-Flop detail.

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} : *			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times, t_r, t_f *			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

* Unless otherwise specified, all voltages are referenced to Ground.
• Applicable for all inputs except clock.

CD54/74HC107 CD54/74HCT107

STATIC ELECTRICAL CHARACTERISTICS


CHARACTERISTIC	CD74HC107, CD54HC107									CD74HCT107, CD54HCT107								UNITS						
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES				74HCT TYPES			54HCT TYPES		
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C			V _I V	V _{CC} V	+25° C				-40/ +85° C			-55/ +125° C		
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Max	Min		Max	Min	Max			
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5	to	2	—	—	2	—	2	—	—	V
				4.5	3.15	—	—	3.15	—	3.15	—	—	—	5.5										
				6	4.2	—	—	4.2	—	4.2	—	—	—											
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5	to	—	—	0.8	—	0.8	—	0.8	—	V
				4.5	—	—	1.35	—	1.35	—	1.35	—	—	5.5										
				6	—	—	1.8	—	1.8	—	1.8	—	—											
High-Level Output Voltage	V _{OH}	V _{IL} or -0.02		2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}		4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads				4.5	4.4	—	—	4.4	—	4.4	—													
				6	5.9	—	—	5.9	—	5.9	—													
TTL Loads		V _{IL} or -4 V _{IH}		4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}		4.5	3.98	—	—	3.84	—	3.7	—	—	—	V
Low-Level Output Voltage	V _{OL}	V _{IL} or 0.02		2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}		4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads				4.5	—	—	0.1	—	0.1	—	0.1													
				6	—	—	0.1	—	0.1	—	0.1													
TTL Loads		V _{IL} or 4 V _{IH}		4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}		4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
				5.2	6	—	—	0.26	—	0.33	—													
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd		5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current	I _{CC}	V _{CC} or Gnd	0	6	—	—	4	—	40	—	80	V _{CC} or Gnd		5.5	—	—	4	—	40	—	80	—	80	μA
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{CC} *											V _{CC} -2.1		4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads *
All	0.3

* Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.



TERMINAL ASSIGNMENT

CD54/74HC107 CD54/74HCT107

SWITCHING CHARACTERISTICS (V_{CC}=5 V, T_A=25°C, Input t_r, t_f=6 ns)

CHARACTERISTIC	C _L (pF)	TYPICAL		UNITS	
		HC	HCT		
Propagation Delay CP to Q CP to Q̄ R̄ to Q, Q̄	15	14	18	ns	
		14	17	ns	
		13	16	ns	
CP Frequency	f _{max}	15	60	56	MHz
Power Dissipation Capacitance*	C _{PD}	—	31	30	pF

* C_{PD} is used to determine the dynamic power consumption, per flip-flop.

$$P_D = C_{PD}V_{CC}^2f_i + \sum C_L V_{CC}^2 f_o \quad \text{where } f_i = \text{input frequency, } f_o = \text{output frequency,}$$

$$C_L = \text{output load capacitance, } V_{CC} = \text{supply voltage.}$$


PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION V _{CC} V	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Pulse Width CP tw	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	18	—	20	—	23	—	24	—	27	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
R̄	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	24	—	20	—	30	—	24	—	36	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
Set-up Time J, K to CP t _{su}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
	4.5	20	—	20	—	25	—	25	—	30	—	30	—	
	6	17	—	—	—	21	—	—	—	26	—	—	—	
Hold Time J, K to CP t _H	2	3	—	—	—	3	—	—	—	3	—	—	—	ns
	4.5	3	—	5	—	3	—	5	—	3	—	5	—	
	6	3	—	—	—	3	—	—	—	3	—	—	—	
Removal Time t _{rem}	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
	4.5	12	—	12	—	15	—	15	—	18	—	18	—	
	6	10	—	—	—	13	—	—	—	15	—	—	—	
CP Frequency f _{max}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	4.5	30	—	28	—	25	—	22	—	20	—	19	—	
	6	35	—	—	—	29	—	—	—	23	—	—	—	

CD54/74HC107 CD54/74HCT107

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r, t_f = 6 \text{ ns}$)


CHARACTERISTIC	TEST CONDITION	V_{CC} V	LIMITS												UNITS
			25°C				-40°C to +85°C				-55°C to +125°C				
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Propagation Delay \overline{CP} to Q	t_{PLH}	2	—	170	—	—	—	215	—	—	—	255	—	—	ns
	t_{PHL}	4.5	—	34	—	43	—	43	—	54	—	51	—	65	
		6	—	29	—	—	—	37	—	—	—	43	—	—	
\overline{CP} to \overline{Q}		2	—	170	—	—	—	215	—	—	—	255	—	—	ns
		4.5	—	34	—	40	—	43	—	50	—	51	—	60	
		6	—	29	—	—	—	37	—	—	—	43	—	—	
\overline{R} to Q, \overline{Q}		2	—	155	—	—	—	195	—	—	—	235	—	—	ns
		4.5	—	31	—	38	—	39	—	48	—	47	—	57	
		6	—	26	—	—	—	33	—	—	—	40	—	—	
Output Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 3 - Transition times, propagation delay times, and setup and hold times.

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Dual J-K Flip-Flop with Set and Reset

Type Features:

- Positive-Edge triggered
- Asynchronous Set and Reset
- 60 MHz Typical Maximum Clock Frequency @ $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{ C}$
- Typical Propagation Delay = 18 ns @ $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{ C}$
- Schmitt Trigger Clock Inputs

The RCA-CD54/74HC109 and CD54/74HCT109 are dual J-K flip-flops with set and reset. The flip-flop changes state with the positive transition of Clock (1CP and 2CP).

The flip-flop is set and reset by active-low S and \bar{R} , respectively. A low on both the set and reset inputs simultaneously will force both Q and \bar{Q} outputs high. However, both set and reset going high simultaneously results in an unpredictable output condition.

The CD54HC109 and CD54HCT109 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC109 and CD74HCT109 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range): Standard Outputs - 10 LSTTL Loads
- Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range: CD74HC/HCT: -40 to $+85^\circ\text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types: 2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} @ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types: 4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1\text{ }\mu\text{A @ }V_{OL}, V_{OH}$





Fig. 1 - Logic diagram

TRUTH TABLE

Inputs					Outputs	
\bar{S}	\bar{R}	CP	J	\bar{K}	Q	\bar{Q}
L	H	X	X	X	H	L
L	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	X	L	L	L	H
H	H	X	L	L	TOGGLE	TOGGLE
H	H	X	L	H	NO CHANGE	NO CHANGE
H	H	X	H	H	H	L
H	H	X	H	X	NO CHANGE	NO CHANGE

*Unpredictable and unstable condition if both \bar{S} and \bar{R} go high simultaneously.

CD54/74HC109 CD54/74HCT109



92CM-38536

DETAIL OF FLIP-FLOP

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):		
(Voltages referenced to ground)		-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)		± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ OR $V_o > V_{CC} + 0.5$ V)		± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)		± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC}):		± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):		
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)		500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C	to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)		500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C	to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)		400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C	to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):		
PACKAGE TYPE F, H		-55 to $+125^\circ$ C
PACKAGE TYPE E, M		-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})		-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.		$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)		
with solder contacting lead tips only		$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V_i V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input rise and Fall Times t_r , t_f			
All inputs Except CP			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	
Input Rise and Fall Times t_r , t_f			
For CP			
at 2 V	0	unlimited	μ s
at 4.5 V	0		
at 6 V	0		

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC109 CD54/74HCT109

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC109 / CD54HC109										CD74HCT109 / CD54HCT109								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V _I V	I _o mA	V _{CC} V	+ 25° C			-40/ + 85° C		-55/ + 125° C		V _I V	V _{CC} V	+ 25° C			-40/ + 85° C		-55/ + 125° C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—		4.5		2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—		to										
			6	4.2	—	—	4.2	—	4.2	—		5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5		4.5		—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35		to										
			6	—	—	1.8	—	1.8	—	1.8		5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—		or										
			6	5.9	—	—	5.9	—	5.9	—		V _{IH}										
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.96	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—		V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1		or										
			6	—	—	0.1	—	0.1	—	0.1		V _{IH}										
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	4	—	40	—	80	V _{CC} or Gnd	5.5	—	—	4	—	40	—	80	—	80	μA
Additional quiescent Device Current ΔI _{CC} * per input pin: 1 unit load											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
All	0.3

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C

CD54/74HC109 CD54/74HCT109

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC		C_L (pF)	Typical		UNITS
			54/74HC	54/74HCT	
Propagation Delay, CP → Q, Q	t_{PLH}	15	14	17	ns
	t_{PHL}	15	14	17	
$\bar{S} \rightarrow Q$	t_{PLH}	15	9	12	ns
$S \rightarrow \bar{Q}$	t_{PHL}	15	13	19	ns
$\bar{R} \rightarrow Q$	t_{PHL}	15	15	19	ns
$R \rightarrow \bar{Q}$	t_{PLH}	15	14	15	ns
CP Frequency	f_{MAX}	15	60	54	MHz
Power Dissipation Capacitance*	C_{PD}^*	—	30	33	pF

* C_{PD} is used to determine the dynamic power consumption, per flip-flop.

$$PD = C_{PD} V_{CC}^2 f_i + \sum V_{CC}^2 C_L f_o \text{ where:}$$

f_i = Input Frequency

C_L = Output Load Capacitance

V_{CC} = Supply Voltage

f_o = Output Frequency

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Set-up Time J, \bar{K} to CP	t_{SU}	2	80	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	18	—	20	23	—	24	27	—	—		
		6	14	—	—	17	—	—	20	—	—	—		
Hold Time J, \bar{K} to CP	t_H	2	5	—	—	5	—	—	—	5	—	—	ns	
		4.5	5	3	—	5	3	—	5	3	—	—		
		6	5	—	—	5	—	—	5	—	—	—		
Removal Time \bar{R} , \bar{S} to CP	t_{REM}	2	80	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	18	—	20	23	—	24	27	—	—		
		6	14	—	—	17	—	—	20	—	—	—		
Pulse Width CP, \bar{R} , \bar{S}	t_W	2	80	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	18	—	20	23	—	24	27	—	—		
		6	14	—	—	17	—	—	20	—	—	—		
CP Frequency	f_{MAX}	2	6	—	—	5	—	—	—	4	—	—	MHz	
		4.5	30	27	—	25	22	—	20	18	—	—		
		6	35	—	—	29	—	—	23	—	—	—		

CD54/74HC109 CD54/74HCT109

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, CP → Q, \bar{Q}	t _{PHL}	2	175	—	—	220	—	—	—	265	—	—	ns	
	t _{PHL}	4.5	35	40	44	50	53	60	ns					
	t _{PHL}	6	30	—	37	—	45	—						
$\bar{S} \rightarrow Q$	t _{PLH}	2	120	—	—	150	—	—	180	—	—	ns		
	t _{PLH}	4.5	24	30	30	38	36	45	ns					
	t _{PLH}	6	20	—	26	—	31	—						
$\bar{S} \rightarrow \bar{Q}$	t _{PHL}	2	155	—	—	195	—	—	235	—	—	ns		
	t _{PHL}	4.5	31	45	39	56	47	68	ns					
	t _{PHL}	6	26	—	33	—	40	—						
$\bar{R} \rightarrow Q$	t _{PHL}	2	185	—	—	230	—	—	280	—	—	ns		
	t _{PHL}	4.5	37	45	46	56	56	68	ns					
	t _{PHL}	6	31	—	39	—	48	—						
$\bar{R} \rightarrow \bar{Q}$	t _{PLH}	2	170	—	—	215	—	—	255	—	—	ns		
	t _{PLH}	4.5	34	37	43	46	51	56	ns					
	t _{PLH}	6	29	—	37	—	43	—						
Transition Times	t _{TLH}	2	75	—	—	95	—	—	110	—	—	ns		
	t _{THL}	4.5	15	15	19	19	22	22	ns					
	t _{THL}	6	13	—	16	—	19	—						
Input Capacitance	C _i		—	—	—	—	—	—	—	—	—	pF		
			10	10	10	10	10	10	10	10	10			
			—	—	—	—	—	—	—	—	—			




Fig. 2 - Clock to output delays and clock pulse width.




Fig. 3 - Reset or Set prerequisite and propagation delays.





Fig. 4 - Data set-up and hold times.

	54/74 HC	54/74 HCT
Input Level	V _{CC}	3V
Switching Voltage, V _s	50% V _{CC}	1.3V

CD54/74HCT112

CD54/74HCT112

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Dual J-K Flip-Flop with Set and Reset

Negative-Edge Trigger

Type Features:

- Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times
- Asynchronous set and reset
- Complementary outputs
- Buffered inputs
- Typical $f_{max} = 60 \text{ MHz}$ @ $V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ \text{ C}$

The RCA-CD54/74HC112 and CD54/74HCT112 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

These flip-flops have independent J, K, Set, Reset, and Clock inputs and Q and \bar{Q} outputs. They change state on the negative-going transition of the clock pulse. Set and Reset are accomplished asynchronously by low-level inputs.

The 54HCT/74HCT logic family is functionally as well as pin-compatible with the standard 54LS/74LS logic family.

The CD54HC112 and CD54HCT112 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC112 and CD74HCT112 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ \text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , @ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}

TRUTH TABLE
(EACH FLIP-FLOP)

INPUTS					OUTPUTS	
\bar{S}	\bar{R}	\bar{CP}	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H		L	L	No Change	
H	H		H	L	H	L
H	H		L	H	L	H
H	H		H	H	Toggle	
H	H	H	X	X	No Change	

* Output states unpredictable if \bar{S} and \bar{R} go High simultaneously after both being low at the same time.

H = High steady state.

L = Low steady state.

X = Irrelevant.

= High-to-Low transition.

CD54/74HCT112

CD54/74HCT112

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{cc}):	
(Voltages referenced to ground) -0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{cc} +0.5 V) ±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{cc} +0.5 V) ±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{cc} +0.5 V) ±25 mA
DC V _{cc} OR GROUND CURRENT, (I _{cc}): ±50 mA
POWER DISSIPATION PER PACKAGE (P _b):	
For T _A = -40 to +60°C (PACKAGE TYPE E) 500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H) 500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M) 400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H -55 to +125°C
PACKAGE TYPE E, M -40 to +85°C
STORAGE TEMPERATURE (T _{stg}) -65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C
Unit inserted into a PC board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only +300°C




Fig. 1 - Flip-flop logic diagram.

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _i , V _o	0	V _{cc}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t _r , t _f •			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

* Unless otherwise specified, all voltages are referenced to Ground.

• Applicable for all inputs except clock.

CD54/74HCT112

CD54/74HCT112


STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC112, CD54HC112										CD74HCT112, CD54HCT112								UNITS			
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min		Max	Min	Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
	or		4.5	4.4	—	—	4.4	—	4.4	—	or	5.5										
	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}											
TTL Loads	V _{IL}	-4	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	3.7	V	
	or		6	5.48	—	—	5.34	—	5.2	—	or											
	V _{IH}		5.2	6	—	—	5.2	—	5.2	—	V _{IH}											
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
	or		4.5	—	—	0.1	—	0.1	—	0.1	or	5.5										
	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	V _{IH}											
TTL Loads	V _{IL}	4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
	or		6	—	—	0.26	—	0.33	—	0.4	or	5.5										
	V _{IH}		5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}										
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	4	—	40	—	80	V _{CC} or Gnd	5.5	—	—	4	—	40	—	80	—	80	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
1S, 2S	0.5
1K, 2K	0.6
1R, 2R	0.65
1J, 2J, 1CP, 2CP	1



TOP VIEW 92CS-40339

TERMINAL ASSIGNMENT

* Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HCT112

CD54/74HCT112

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL VALUES		UNITS
		HC	HCT	
Propagation Delay \overline{CP} to Q, \overline{Q}	15	14	14	ns
\overline{S} to Q, \overline{Q}		13	13	ns
\overline{R} to Q, \overline{Q}		15	14	ns
\overline{CP} Frequency	f_{max}	60	60	MHz
Power Dissipation Capacitance *	C_{PD}	12	20	pF

* C_{PD} is used to determine the dynamic power consumption, per flip-flop.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$$

where: f_i = input frequency

C_L = output load capacitance

f_o = output frequency

V_{CC} = supply voltage

PRE-REQUISITE FOR SWITCHING FUNCTION


CHARACTERISTIC	TEST CONDITION V_{CC} V	LIMITS												UNITS	
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Pulse Width \overline{CP}	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	16	—	20	—	20	—	24	—	24	—		
	6	14	—	—	—	17	—	—	—	20	—	—	—		
\overline{R} , \overline{S}	t_H	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	18	—	20	—	23	—	24	—	27	—		
	6	14	—	—	—	17	—	—	—	20	—	—	—		
Set-up Time J, K to \overline{CP}	t_{SU}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	16	—	20	—	20	—	24	—	24	—		
	6	14	—	—	—	17	—	—	—	20	—	—	—		
Hold Time J, K to \overline{CP}	t_H	2	0	—	—	—	0	—	—	—	0	—	—	—	ns
	4.5	0	—	3	—	0	—	3	—	0	—	3	—		
	6	0	—	—	—	0	—	—	—	0	—	—	—		
Removal Time \overline{R} to \overline{CP} \overline{S} to \overline{CP}	t_{REM}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	20	—	20	—	25	—	24	—	30	—		
	6	14	—	—	—	17	—	—	—	20	—	—	—		
\overline{CP} Frequency	f_{max}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	4.5	30	—	30	—	25	—	25	—	20	—	20	—		
	6	35	—	—	—	29	—	—	—	23	—	—	—		

CD54/74HCT112

CD54/74HCT112

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS	
		25° C				-40° C to +85° C				-55° C to +125° C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay \overline{CP} to Q, \overline{Q}	t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PHL}	4.5	—	35	—	35	—	44	—	44	—	53	—	53	
	V_{CC} V	6	—	30	—	—	—	37	—	—	—	45	—	—	
\overline{S} to Q, \overline{Q}	2	—	155	—	—	—	195	—	—	—	235	—	—	ns	
	4.5	—	31	—	32	—	39	—	40	—	47	—	48		
	6	—	26	—	—	—	33	—	—	—	40	—	—		
\overline{R} to Q, \overline{Q}	2	—	180	—	—	—	225	—	—	—	270	—	—	ns	
	4.5	—	36	—	37	—	45	—	46	—	54	—	56		
	6	—	31	—	—	—	38	—	—	—	46	—	—		
Output Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V


Fig. 2 - Transition times, propagation delay times, and setup and hold times.

File Number 1708

Advance Information/
Preliminary Data

CD54/74HC123, CD54/74HCT123 CD54/74HC423, CD54/74HCT423

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

The RCA-CD54/74HCT123,423 and CD54/74HCT123,423 are dual monostable multivibrators with resets. They are all retriggerable and differ only in that the 123 types can be triggered by a negative-to-positive reset pulse; whereas the 423 types do not have this feature. An external resistor (R_x) and an external capacitor (C_x) control the timing and the accuracy for the circuit. Adjustment of R_x and C_x provides a wide range of output pulse widths from the Q and \bar{Q} terminals. Pulse triggering on the \bar{A} and B inputs occur at a particular voltage level and is not related to the rise and fall times of the trigger pulses.

Once triggered, the output pulse width may be extended by retriggering inputs \bar{A} and B. The output pulse can be terminated by a LOW level on the Reset (R) pin. Trailing-edge triggering (\bar{A}) and leading-edge triggering (B) inputs are provided for triggering from either edge of the input pulse. If either Mono is not used each input on the unused device (\bar{A} , B, and \bar{R}) must be terminated high or low.

The minimum value of external resistance, R_x is typically 5k Ω . The minimum value external capacitance, C_x , is 0 pF. The calculation for the pulse width is $t_w = 0.45 R_x C_x$ at $V_{cc} = 5 V$.

The CD54HC123,423 and CD54HCT123,423 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC123,423 and CD74HCT123,423 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). All types are also available in chip form (H suffix).


Dual Retriggerable Monostable Multivibrators with Resets

Type Features:

- Overriding RESET Terminates Output Pulse
- Triggering From the Leading or Trailing Edge
- Q and \bar{Q} Buffered Outputs
- Separate Resets
- Wide Range of Output-Pulse Widths
- Schmitt Trigger on both \bar{A} and B inputs

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{cc} ; @ $V_{cc} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



92CS-36807 R1

TERMINAL ASSIGNMENT

CD54/74HC123, CD54/74HCT123 CD54/74HC423, CD54/74HCT423

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC123/CD54HC123 CD74HC423/CD54HC423										CD74HCT123/CD54HCT123 CD74HCT423/CD54HCT423										UNITS	
	TEST CONDITIONS		74HC/54HC TYPES			74HC TYPES		54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V _i V	I _o mA	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C			V _i V	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max	Min	Max		
High-Level Input Voltage	V _{IH}		2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage	V _{IL}		2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage	V _{OH}	V _{IL} or V _{IH}	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
CMOS Loads		-0.02	4.5	4.4	—	—	4.4	—	4.4	—		to										
			6	5.9	—	—	5.9	—	5.9	—		5.5										
TTL Loads	V _{IL} or V _{IH}	V _{IL} or V _{IH}	-4	4.5	3.98	—	—	3.84	—	3.7	—	4.5	3.98	—	—	3.84	—	3.7	—	3.7	V	
			-5.2	6	5.48	—	—	5.34	—	5.2	—											
Low-Level Output Voltage	V _{OL}	V _{IL} or V _{IH}	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads		0.02	4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}	V _{IL} or V _{IH}	4	4.5	—	—	0.26	—	0.33	—	0.4	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
			5.2	6	—	—	0.26	—	0.33	—	0.4											
Input Leakage Current	I _i	V _{cc} or Gnd	6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current	I _{cc}	V _{cc} or Gnd	0	6	—	—	8	—	80	—	160	V _{cc} or Gnd	5.5	—	—	8	—	80	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{cc} *											V _{cc} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA	

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
All Inputs	0.35

* Unit Load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC123, CD54/74HCT123 CD54/74HC423, CD54/74HCT423

HC/HCT123 TRUTH TABLE

INPUTS			OUTPUTS	
\bar{A}	B	\bar{R}	Q	\bar{Q}
H	X	H	L	H
X	L	H	L	H
L		H		
	H	H		
X	X	L	L	H
L	H			

HC/HCT423 TRUTH TABLE

INPUTS			OUTPUTS	
\bar{A}	B	\bar{R}	Q	\bar{Q}
H	X	H	L	H
X	L	H	L	H
L		H		
	H	H		
X	X	L	L	H

H = High Level
L = Low Level
X = Irrelevant

= Transition from Low to High
 = Transition from High to Low
 = One High Level Pulse
 = One Low Level Pulse




Fig. 1 - Logic diagram for HC/HCT123 and 423.

MAXIMUM RATINGS, Absolute-Maximum Values:

- DC SUPPLY-VOLTAGE, (V_{cc}):
(Voltages referenced to ground) -0.5 to +7 V
- DC INPUT DIODE CURRENT, I_{ik} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V) ± 20 mA
- DC OUTPUT DIODE CURRENT, I_{ok} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V) ± 20 mA
- DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{cc} + 0.5$ V) ± 25 mA
- DC V_{cc} OR GROUND CURRENT, (I_{cc}): ± 50 mA
- POWER DISSIPATION PER PACKAGE (P_D):
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) 500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H) 500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
- OPERATING-TEMPERATURE RANGE (T_A):
PACKAGE TYPE F, H -55 to $+125^\circ$ C
PACKAGE TYPE E, M -40 to $+85^\circ$ C
- STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ$ C
- LEAD TEMPERATURE (DURING SOLDERING):
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ$ C

CD54/74HC123, CD54/74HCT123 CD54/74HC423, CD54/74HCT423

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t_r, t_f on Input \bar{R}			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns
Input Rise and Fall Times t_r, t_f on Input B and \bar{A}			
at 2 V	0	Unlimited	ns
at 4.5	0	Unlimited	ns
at 6 V	0	Unlimited	ns

*Unless otherwise specified, all voltages are referenced to Ground.

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	V_{CC}	LIMITS												UNITS	
		25° C				-40° C to +85° C				-55° CC to +125° C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Minimum Input Pulse Width \bar{A}	t_{WL}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
B	t_{WH}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
\bar{R}	t_{WL}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
\bar{A} & B Hold Time	t_H	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
Reset Removal Time	t_{REM}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
Retrigger Time # $R_x = 10\text{ K}\Omega$	t_{RT}	5	50 Typ.		50 Typ.		63 Typ.		63 Typ.		76 Typ.		76 Typ.		ns
Output Pulse Width Q or \bar{Q} $R_x = 10\text{ K}\Omega, C_x = 10\text{ nF}$	t_w	5	40	50	40	50	38.7	51.3	38.7	51.3	38.2	51.8	38.2	51.8	us

#Time to trigger depends on the values of R_x and C_x . The output pulse width can only be extended when the time between the active-going edges of the trigger input pulses meet the minimum retrigger time requirement.

CD54/74HC123, CD54/74HCT123 CD54/74HC423, CD54/74HCT423

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{ C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL VALUES		UNITS	
		54/74HC	54/74HCT		
Propagation Delay \bar{A}, B, \bar{R} to Q	t_{PLH}	15	25	25	ns
\bar{A}, B, \bar{R} to \bar{Q}	t_{PHL}	15	26	27	ns
Output Pulse Width $R_x = 10\text{ K}\Omega, C_x = 10\text{ nF}$	—	45	45	—	μs
Pulse Width Match Between Circuits in the same Package $R_x = 10\text{ K}\Omega, C_x = 10\text{ nF}$	—	± 2	± 2	—	%
Power Dissipation Capacitance *	C_{PD}	—	—	—	pF

* C_{PD} is used to determine the dynamic power consumption, per multivibrator.
 $P_D = (C_{PD} + C_x) V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_o)$ where:
 f_i = input frequency.
 f_o = output frequency.
 C_L = output load capacitance.
 C_x = external capacitance.
 V_{CC} = supply voltage.
 assuming $f_i \ll \frac{1}{t_w}$

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$, $R_x = 10\text{ K}\Omega, C_x = 0$)

CHARACTERISTIC	SYM-BOL	V_{CC}	LIMITS											UNITS	
			25° C				-40° C to +85° C				-55° C to +125° C				
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.		Max.
Trigger Propagation Delay, \bar{A}, B, \bar{R} to Q	t_{PLH}	2	—	300	—	—	—	375	—	—	—	450	—	—	ns
		4.5	—	60	—	60	—	75	—	75	—	90	—	90	
		6	—	51	—	—	—	64	—	—	—	76	—	—	
\bar{A}, B, \bar{R} to \bar{Q}	t_{PHL}	2	—	320	—	—	—	400	—	—	—	480	—	—	ns
		4.5	—	64	—	68	—	80	—	85	—	96	—	102	
		6	—	54	—	—	—	68	—	—	—	82	—	—	
Reset Propagation Delay, \bar{R} to Q or \bar{Q}	t_{PHL} t_{PLH}	2	—	215	—	—	—	270	—	—	—	325	—	—	ns
		4.5	—	43	—	48	—	54	—	60	—	65	—	72	
		6	—	37	—	—	—	46	—	—	—	55	—	—	
Output Transition Time	t_{TLH} t_{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC123, CD54/74HCT123 CD54/74HC423, CD54/74HCT423






Fig. 2 - Triggering of One Shot by input \bar{A} or input B for a period t_w .

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V




Fig. 3 - Typical output pulse width as a function of C_x for $R_x = 10 k\Omega$ and $100 k\Omega$.





Fig. 4 - Typical "K" Factor as a function of V_{CC} .

CD54/74HC125 CD54/74HCT125

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Quad Buffer; 3-State

Type Features:

- Separate output enable inputs
- 3-state outputs

The RCA-CD54/74HC125 and CD54/74HCT125 contain 4 independent 3-state buffers, each having its own output enable input, which when "HIGH" puts the output in the high impedance state.

The CD54HC125 and CD54HCT125 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC125 and CD74HCT125 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide Operating Temperature Range:
CD74HC/HCT/HCU: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ,
@ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}




Fig. 1 - Logic diagram.

TRUTH TABLE

Inputs		Outputs
nA	nOE	nY
H	L	H
L	L	L
X	H	Z

H = High Level
L = Low Level
X = Don't Care
Z = High Impedance, OFF State

CD54/74HC125 CD54/74HCT125

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_I < -0.5$ V OR $V_I > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_O < -0.5$ V OR $V_O > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_O) (FOR -0.5 V $< V_O < V_{CC} + 0.5$ V) ± 35 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 70 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$

PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$


Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) V_{CC} :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_{IN}, V_{OUT}	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ\text{C}$
Input Rise and Fall Times t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.



92CS-39808

TERMINAL ASSIGNMENT

CD54/74HC125 CD54/74HCT125

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC125/CD54HC125										CD74HCT125/CD54HCT125								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE				
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to										
			6	4.2	—	—	4.2	—	4.2	—	—	5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5									V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to			0.8	—	0.8	—	0.8	—	0.8	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH} CMOS Loads	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
	or		4.5	4.4	—	—	4.4	—	4.4	—	or											
	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}											
TTL Loads (Bus Driver)	V _{IL}		-6	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	V	
	or																					
	V _{IH}	-7.8	6	5.48	—	—	5.34	—	5.2	—	V _{IH}											
Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
	or		4.5	—	—	0.1	—	0.1	—	0.1	—											
	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—											
TTL Loads (Bus Driver)	V _{IL}		6	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	V	
	or																					
	V _{IH}	7.8	6	—	—	0.26	—	0.33	—	0.4	V _{IH}											
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _O =V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	—	±10	μA

* For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
nA, nOE	1

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC125 CD54/74HCT125



SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{C}$, Input $t_r, t_f=6\text{ ns}$)

CHARACTERISTIC		C_L pF	TYPICAL		UNITS
			HC	HCT	
Propagation Delay Time: (Fig. 2) nA to nY	t_{PHL}	15	8	10	ns
	t_{PLH}				
Output Enabling Time	t_{PZL}, t_{PZH}	15	10	10	
Output Disabling Time	t_{PLZ}, t_{PHZ}	15	10	11	
Power Dissipation Capacitance*	C_{PD}	—	29	34	pF

* C_{PD} is used to determine the dynamic power consumption, per channel. $P_D=V_{CC}^2 f_i (C_{PD}+C_L)$ where: f_i =input frequency
 C_L =load capacitance
 V_{CC} =supply voltage

SWITCHING CHARACTERISTICS ($C_L=50\text{ pF}$, Input $t_r, t_f=6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC} V	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Time nA to nY (Fig. 2)	t_{PLH}	2	—	100	—	—	—	125	—	—	—	150	—	—	ns
	t_{PHL}	4.5	—	20	—	25	—	25	—	31	—	30	—	38	
		6	—	17	—	—	—	21	—	—	—	26	—	—	
Enable Delay Time (Fig. 2)	t_{PZH}	2	—	125	—	—	—	155	—	—	—	190	—	—	ns
	t_{PZL}	4.5	—	25	—	25	—	31	—	31	—	38	—	38	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
Disable Delay Time	t_{PHZ}, t_{PLZ}	2	—	125	—	—	—	155	—	—	—	190	—	—	ns
		4.5	—	25	—	28	—	31	—	35	—	38	—	42	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
Output Transition Time	t_{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	t_{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C_o	—	—	20	—	20	—	20	—	20	—	20	—	20	



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 2 — Transition and propagation delay times.

CD54/74HC125
CD54/74HCT125





Fig. 3 - Three-state propagation delay test circuit.

CD54/74HC126 CD54/74HCT126

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Quad Buffer; 3-State

Type Features:

- Separate output enable inputs
- 3-state outputs

The RCA CD54/74HC126 and CD54/74HCT126 contain four independent 3-state buffers, each having its own output enable input, which when "low" puts the output in the high-impedance state.

The CD54HC/HCT126 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT126 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT/HCU: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}

TRUTH TABLE

Inputs		Outputs
nA	nOE	nY
H	H	H
L	H	L
X	L	Z

H = High Level
L = Low Level
X = Don't Care
Z = High Impedance (Off-State)




Fig. 1 - Logic Diagram

CD54/74HC126 CD54/74HCT126

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
 (Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 35 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 70 mA

POWER DISSIPATION PER PACKAGE (P_D):
 For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
 For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
 For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mW
 For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
 For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW
 For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$
 PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$


LEAD TEMPERATURE (DURING SOLDERING):
 At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$
 Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)
 with solder contacting lead tips only $+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ\text{C}$
Input Rise and Fall Times t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.



TERMINAL ASSIGNMENT

CD54/74HC126 CD54/74HCT126

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC126/CD54HC126										CD74HCT126/CD54HCT126								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min		Max	Min	Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
or			4.5	4.4	—	—	4.4	—	4.4	—	or											
CMOS Loads	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}											
TTL Loads (Bus Driver)	V _{IL}									V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	3.7	—	V	
or		-6	4.5	3.98	—	—	3.84	—	3.7	—												
V _{IH}		-7.8	6	5.48	—	—	5.34	—	5.2	—												
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
or			4.5	—	—	0.1	—	0.1	—	0.1	—											
CMOS Loads	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—											
TTL Loads (Bus Driver)	V _{IL}									V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V	
or		6	4.5	—	—	0.26	—	0.33	—	0.4												
V _{IH}		7.8	6	—	—	0.26	—	0.33	—	0.4												
Input Leakage Current I _I	V _{CC}		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
or	Gnd																					
Quiescent Device Current I _{CC}	V _{CC}	0	6	—	—	8	—	80	—	160	V _{CC}	5.5	—	—	8	—	80	—	160	—	160	μA
or	Gnd																					
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _O =V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	—	±10	μA

* For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
nA, nOE	1

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC126 CD54/74HCT126


SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{C}$, Input t_r , $t_f=6\text{ ns}$)

CHARACTERISTIC	C_L pF	SYMBOL	TYPICAL		UNITS
			HC	HCT	
Propagation Delay Data to Outputs	15	t_{PHL} , t_{PLH}	8	9	ns
Output Enabling Time	15	t_{PZL} , t_{PZH}	10	10	
Output Disabling Time	15	t_{PLZ} , t_{PHZ}	10	11	
Power Dissipation Capacitance*	—	C_{PD}	30	36	pF

* C_{PD} is used to determine the dynamic power consumption, per multiplexer.
 $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where: f_i = input frequency
 C_L = load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L=50\text{ pF}$, Input t_r , $t_f=6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Data to Outputs	t_{PLH}	2	—	100	—	—	—	125	—	—	—	150	—	—	ns
	t_{PHL}	4.5	—	20	—	24	—	25	—	30	—	30	—	36	
		6	—	17	—	—	—	21	—	—	—	36	—	—	
Enable Delay Times	t_{PZH}	2	—	125	—	—	—	155	—	—	—	190	—	—	ns
	t_{PZL}	4.5	—	25	—	25	—	31	—	31	—	38	—	38	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
Disable Delay Times	t_{PHZ}	2	—	125	—	—	—	155	—	—	—	190	—	—	ns
	t_{PLZ}	4.5	—	25	—	28	—	31	—	35	—	38	—	42	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
Output Transition Time	t_{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	t_{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C_o	—	—	20	—	20	—	20	—	20	—	20	—	20	



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 2 — Transition and propagation delay times.

CD54/74HC126 CD54/74HCT126





Fig. 3 - Three-state propagation delay test circuit.

High-Speed CMOS Logic




FUNCTIONAL DIAGRAM AND TERMINAL ASSIGNMENT

Quad 2-Input NAND Schmitt Trigger

Type Features:



- Unlimited input rise and fall times
- Exceptionally high noise immunity

The RCA-CD54/74HC132 and CD54/74HCT132 each contain four 2-input NAND Schmitt Triggers in one package. The CD54HC132 and CD54HCT132 are supplied in 14-lead ceramic dual-in-line packages (F suffix). The CD74HC132 and CD74HCT132 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both devices are also available in chip form (H suffix).



LOGIC DIAGRAM

92CS-38465R1



92CM-38466

Fig. 1 - Hysteresis definition, characteristic, and test setup.

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 37\%$, $N_{IH} = 51\%$ of V_{CC} : @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}

TRUTH TABLE

INPUTS		OUTPUTS
nA	nB	nY
L	L	H
L	H	H
H	L	H
H	H	L

H = High level
L = Low level

CD54/74HC132

CD54/74HCT132

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
 (Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < V_o < $V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):
 For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) 500 mW
 For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
 For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H) 500 mW
 For $T_A = +100$ to -125° C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
 For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW
 For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE F, H -55 to $+125^\circ$ C
 PACKAGE TYPE E, M -40 to $+85^\circ$ C

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ$ C

LEAD TEMPERATURE (DURING SOLDERING):
 At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C
 Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)
 with solder contacting lead tips only $+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times t_r, t_f			
at 2 V	0	Unlimited	ns
at 4.5 V	0	Unlimited	ns
at 6 V	0	Unlimited	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC132 CD54/74HCT132

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC132/CD54HC132								CD74HCT132/CD54HCT132								UNITS					
	TEST CONDITIONS			74HC/54HC TYPE		74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE		74HCT TYPE		54HCT TYPE						
	V_I	I_O	V_{CC}	+25°C		-40/+85°C		-55/+125°C		V_I	V_{CC}	+25°C		-40/+85°C		-55/+125°C						
	V	mA	V	Min	Max	Min	Max	Min	Max	V	V	Min	Max	Min	Max	Min		Max				
Input Switch Points	V_{T^+}		2	0.7	1.5	0.7	1.5	0.7	1.5			—	—	—	—	—	—	V				
			4.5	1.7	3.15	1.7	3.15	1.7	3.15		4.5	1.2	1.9	1.2	1.9	1.2	1.9					
			6	2.1	4.2	2.1	4.2	2.1	4.2		5.5	1.4	2.1	1.4	2.1	1.4	2.1					
	V_{T^-}		2	0.3	1	0.3	1	0.3	1			—	—	—	—	—	—	V				
			4.5	0.9	2.2	0.9	2.2	0.9	2.2		4.5	0.5	1.2	0.5	1.2	0.5	1.2					
			6	1.2	3	1.2	3	1.2	3		5.5	0.6	1.4	0.6	1.4	0.6	1.4					
V_H		2	0.2	1	0.2	1	0.2	1			—	—	—	—	—	—	V					
		4.5	0.4	1.4	0.4	1.4	0.4	1.4		4.5	0.4	1.4	0.4	1.4	0.4	1.4						
		6	0.6	1.6	0.6	1.6	0.6	1.6		5.5	0.4	1.5	0.4	1.5	0.4	1.5						
High-Level Output Voltage V_{OH}	or	-0.02	V_{T^-}	2	1.9	—	1.9	—	1.9	V_{T^-}	or	—	—	—	—	—	—	V				
			V_{T^+}	4.5	4.4	—	4.4	—	4.4			—	4.5	4.4	—	4.4	—		4.4	—		
			CMOS Loads	6	5.9	—	5.9	—	5.9			—	V_{T^+}	—	—	—	—		—	—	—	
TTL Loads	or	V_{T^-}	V_{T^-}	—	—	—	—	—	—	V_{T^-}	or	—	—	—	—	—	—	V				
			V_{T^+}	-4	4.5	3.98	—	3.84	—			3.7	—	4.5	3.98	—	3.84		—	3.7	—	
			CMOS Loads	-5.2	6	5.48	—	5.34	—			5.2	—	V_{T^+}	—	—	—		—	—	—	—
Low-Level Output Voltage V_{OL}	or	0.02	V_{T^-}	2	—	0.1	—	0.1	—	V_{T^-}	or	—	—	—	—	—	—	V				
			V_{T^+}	4.5	—	0.1	—	0.1	—			0.1	—	4.5	—	0.1	—		0.1	—	0.1	
			CMOS Loads	6	—	0.1	—	0.1	—			0.1	—	V_{T^+}	—	—	—		—	—	—	—
TTL Loads	or	V_{T^-}	V_{T^-}	—	—	—	—	—	—	V_{T^-}	or	—	—	—	—	—	—	V				
			V_{T^+}	4	4.5	—	0.26	—	0.33			—	0.4	—	4.5	—	0.26		—	0.33	—	0.4
			CMOS Loads	5.2	6	—	0.26	—	0.33			—	0.4	—	V_{T^+}	—	—		—	—	—	—
Input Leakage Current I_I	V_{CC} or Gnd		6	—	±0.1	—	±1	—	±1	Any Voltage Between V_{CC} and Gnd		5.5	—	±0.1	—	±1	—	±1	μA			
Quiescent Device Current I_{CC}	V_{CC} or Gnd	0	6	—	2	—	20	—	40	V_{CC} or Gnd		5.5	—	2	—	20	—	40	μA			
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI_{CC}^*										$V_{CC}-2.1$		4.5 to 5.5	Min	Typ	Max				μA			

*For dual-supply systems theoretical worst case ($V_I = 2.4$ V, $V_{CC} = 5.5$ V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS*
nA, nB	0.6

*Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC132

CD54/74HCT132


SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	C _L (pF)	TYPICAL		UNITS
		HC	HCT	
Propagation Delay A, B to Y	t _{PLH} t _{PHL}	15	13	ns
Power Dissipation Capacitance	C _{PD} *	30	30	pF

*C_{PD} is used to determine the dynamic power consumption, per gate.
 $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where:
 f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	TEST CONDITIONS V _{CC} (V)	+25° C				-40° C to +85° C				-55° C to +125° C				UNITS	
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay A, B to Y	t _{PLH}	2	—	125	—	—	156	—	—	—	188	—	—	ns	
	t _{PHL}	4.5	—	25	—	33	—	31	—	41	—	38	—		50
		6	—	21	—	—	27	—	—	—	32	—	—		—
Output Transition Time	t _{TLH}	2	—	75	—	—	95	—	—	—	110	—	—	ns	
	t _{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—		22
		6	—	13	—	—	16	—	—	—	19	—	—		—
Input Capacitance	C _I	—	—	10	—	10	—	10	—	10	—	10	—	pF	




	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3V
V _S	50% V _{CC}	1.3V

92CS-36948RI

Fig. 2 - Transition times and propagation delay times.

High-Speed CMOS Logic

3-to-8 Line Decoder/Demultiplexer Inverting and Non-Inverting



Type Features:

- Select one of eight data output [active LOW for 138, active HIGH for 238]
- I/O port or memory selector
- 3 Enable Inputs to simplify cascading
- Typical propagation delay of 13ns @ $V_{cc} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = +25^\circ\text{ C}$

FUNCTIONAL DIAGRAM


The RCA-CD54/74HC138,238 and CD54/74HCT138,238 are high speed silicon gate CMOS decoders well suited to memory address decoding or data routing applications. Both circuits feature low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL logic. Both circuits have 3 binary select inputs (A_0 , A_1 , and A_2). If the device is enabled these inputs determine which one of the eight normally high outputs of the HC/HCT138 series will go low or which of the normally low outputs of the HC/HCT238 series will go high.

Two active low and one active high enables (\bar{E}_1 , \bar{E}_2 , and E_3) are provided to ease the cascading of decoders. The decoder's outputs can drive 10 low power Schottky TTL equivalent loads.

The CD54HC138,238 and CD54HCT138,238 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC138,238 and CD74HCT138,238 are supplied in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout [Over Temperature Range]:
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ\text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{cc}
@ $V_{cc} = 5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}



92CS-369/2

Fig. 1 — Logic Diagram for HC/HCT 138

CD54/74HC138, CD54/74HCT138 CD54/74HC238, CD54/74HCT238




Fig. 2 — Logic Diagram for HC/HCT 238

TRUTH TABLE
CD54/74HC138, CD54/74HCT138

ENABLE			ADDRESS			OUTPUTS							
E3	E2	E1	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H	H	H
H	L	L	L	H	L	H	H	H	H	H	L	H	H
H	L	L	H	H	L	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L

H = High level, L = low level, X = don't care

TRUTH TABLE
CD54/74HC238, CD54/74HCT238

ENABLE			ADDRESS			OUTPUTS							
E3	E2	E1	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	L	L	L	L	L	L	L	L
L	X	X	X	X	X	L	L	L	L	L	L	L	L
X	H	X	X	X	X	L	L	L	L	L	L	L	L
H	L	L	L	L	L	H	L	L	L	L	L	L	L
H	L	L	L	L	H	L	H	L	L	L	L	L	L
H	L	L	L	H	L	L	L	H	L	L	L	L	L
H	L	L	L	H	H	L	L	L	L	H	L	L	L
H	L	L	H	L	H	L	L	L	L	L	H	L	L
H	L	L	H	H	L	L	L	L	L	L	L	H	L
H	L	L	H	H	H	L	L	L	L	L	L	L	H

H = High level, L = low level, X = don't care

CD54/74HC138, CD54/74HCT138 CD54/74HC238, CD54/74HCT238

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
 (Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ$ C

PACKAGE TYPE E, M -40 to $+85^\circ$ C

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ$ C

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C


Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{in}, V_{out}	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	$+85$	$^\circ$ C
CD54 Types	-55	$+125$	$^\circ$ C
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.



92CS 36809

**TERMINAL ASSIGNMENT FOR HC/HCT138
FOR HC/HCT238 ALL \bar{Y} 's ARE Y's**

CD54/74HC138, CD54/74HCT138 CD54/74HC238, CD54/74HCT238

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC138/238, CD54HC138/238										CD74HCT138/238, CD54HCT138/238										UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES				54HCT TYPES		
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C				-55/ +125° C		
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5			2	—	—	2	—	2	—	—	V
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	to			—	—	—	—	—	—	—	—	
			6	4.2	—	—	4.2	—	4.2	—	—	—	5.5			—	—	—	—	—	—	—	—	
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5			—	—	0.8	—	0.8	—	0.8	—	V
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	to			—	—	—	—	—	—	—	—	
			6	—	—	1.8	—	1.8	—	1.8	—	—	5.5			—	—	—	—	—	—	—	—	
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	V _{IL} or V _{IH}	4.5		4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—	—	or	4.5		—	—	—	—	—	—	—	—	—	
			6	5.9	—	—	5.9	—	5.9	—	—	V _{IH}	6		—	—	—	—	—	—	—	—	—	
TTL Loads	V _{IL} or V _{IH}											V _{IL} or V _{IH}	4.5		3.98	—	—	3.84	—	3.7	—	—	—	V
			-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5		3.98	—	—	3.84	—	3.7	—	—	—	
			5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}	6		—	—	—	—	—	—	—	—	—	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5		—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5		—	—	—	—	—	—	—	—	—	
			6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}	6		—	—	—	—	—	—	—	—	—	
TTL Loads	V _{IL} or V _{IH}											V _{IL} or V _{IH}	4.5		—	—	0.26	—	0.33	—	0.4	—	0.4	V
			4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5		—	—	0.26	—	0.33	—	0.4	—	0.4	
			5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}	6		—	—	—	—	—	—	—	—	—	
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} & Gnd	5.5		—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{CC} or Gnd	5.5		—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *												V _{CC} -2.1	4.5		to	—	100	360	—	450	—	490	—	μA
												5.5												

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
A0-A2	1.5
E1, E2	1.25
E3	1

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC138, CD54/74HCT138 CD54/74HC238, CD54/74HCT238

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, C_L = 15 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	Typical		
		HC	HCT	Unit
Propagation Delay, Address to Output Y (C _L =15 pF) (Fig. 3)	t _{PLH} t _{PHL}	13	14	ns
Power Dissipation Capacitance*	*C _{PD}	67	67	pF

*C_{PD} is used to determine the dynamic power consumption, per package.
 PD = V_{CC}² f_i (C_{PD} + C_L) where f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	TEST CONDITIONS V _{CC} (V)	+25° C				-40° C to +85° C				-55° C to +125° C				UNITS
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Address to Output (Fig. 3)	t _{PLH} t _{PHL}	2 4.5 6	— 30 26	— 35 —	— — —	190 38 33	— — —	44 — —	— — —	225 45 38	— — —	53 — —	ns	
Propagation Delay, Enable to Output (Fig. 3) HC/HCT138	t _{PLH} t _{PHL}	2 4.5 6	— 30 26	— 35 —	— — —	190 38 33	— — —	44 — —	— — —	225 45 38	— — —	53 — —	ns	
Propagation Delay Enable to Output (Fig. 4) HC/HCT238	t _{PLH} t _{PHL}	2 4.5 6	— 35 30	— 40 —	— — —	220 44 37	— — —	50 — —	— — —	265 53 45	— — —	60 — —	ns	
Output Transition Times	t _{TLH} t _{THL}	2 4.5 6	— 15 13	— 15 —	— — —	95 19 16	— — —	19 — —	— — —	110 22 19	— — —	22 — —	ns	
Input Capacitance	C _i	—	— 10	— 10	— —	10 —	— 10	— —	10 —	10 —	— 10	— —	10 —	pF




Fig. 3 — Transition times and propagation delay times.

	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3V
V _S	50% V _{CC}	1.3V





Fig. 4 — Transition times and propagation delay times.

	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3V
V _S	50% V _{CC}	1.3V

CD54/74HC139 CD54/74HCT139

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Dual 2-to-4 Line Decoder/Demultiplexer

Type Features:

- Multifunction Capability
Binary to 1-of-4 Decoders or
1-to-4 Line Demultiplexer
- Active Low Mutually Exclusive Outputs

Applications:

- Memory Decoding
- Data Routing
- Code Conversion

The RCA-CD54/74HC139 and CD54/74HCT139 contain two independent binary to one-of-four decoders each with a single active low enable input ($\overline{1E}$, or $\overline{2E}$). Data on the select inputs (1A0 and 1A1 or 2A0 and 2A1) cause one of the four normally high outputs to go low.

If the enable input is high all four outputs remain high. For demultiplexer operation the enable input is the data input. The enable input also functions as a chip select when these devices are cascaded. This device is functionally the same as the CD4556B and is pin compatible with it.

The outputs of these devices can drive 10 low power Schottky TTL equivalent loads. The 54/74HCT logic family is functionally as well as pin equivalent to the 54/74LS logic family.

The CD54HC139 and CD54HCT139 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC139 and CD74HCT139 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}




Fig. 1 - Logic diagram for the CD54/74HC/HCT139.

TRUTH TABLE

Inputs Enable Select			Outputs			
\overline{E}	A1	A0	$\overline{Y3}$	$\overline{Y2}$	$\overline{Y1}$	$\overline{Y0}$
0	0	0	1	1	1	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	1	1
1	X	X	1	1	1	1

X = Don't Care

Logic 1 = High
Logic 0 = Low

CD54/74HC139 CD54/74HCT139

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT, (I_{CC}): ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at $8\text{ mW}/^\circ\text{C}$ to 300 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at $8\text{ mW}/^\circ\text{C}$ to 300 mW

For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at $6\text{ mW}/^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$

PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$


Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times, t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.



92CS 36810

TERMINAL ASSIGNMENT

CD54/74HC139

CD54/74HCT139

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC139/CD54HC139										CD74HCT139/CD54HCT139										UNITS
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—											
			6	4.2	—	—	4.2	—	4.2	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35											
			6	—	—	1.8	—	1.8	—	1.8											
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V	
			4.5	4.4	—	—	4.4	—	4.4	—											
			6	5.9	—	—	5.9	—	5.9	—											
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V	
			6	5.48	—	—	5.34	—	5.2	—											
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V	
			4.5	—	—	0.1	—	0.1	—	0.1											
			6	—	—	0.1	—	0.1	—	0.1											
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V	
			6	—	—	0.26	—	0.33	—	0.4											
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	µA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	µA	
Additional Quiescent Device Current per input pin: 1 unit load Δ I _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	µA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads *
All	0.7

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart.
e.g., 360 µA max. @ 25° C.

CD54/74HC139 CD54/74HCT139

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	SYMBOL	Typical		UNITS
			54/74HC	54/74HCT	
Propagation Delay	15	t_{PHL}	12	14	ns
Select to Output		t_{PLH}	11	14	
Enable to Output	15				ns
Power Dissipation Capacitance*	—	C_{PD}	55	59	pF

* C_{PD} is used to determine the dynamic power consumption, per decoder/demux.

$P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where:

f_i = input frequency



C_L = output load capacitance.

V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay A0, A1 to Outputs	t_{PLH}	2	—	145	—	—	—	180	—	—	—	220	—	—	ns
	t_{PHL}	4.5	—	29	—	34	—	36	—	43	—	44	—	51	
		6	—	25	—	—	—	31	—	—	—	38	—	—	
\overline{E} to Outputs	t_{PLH}	2	—	135	—	—	—	170	—	—	—	205	—	—	ns
	t_{PHL}	4.5	—	27	—	34	—	34	—	43	—	41	—	51	
		6	—	23	—	—	—	29	—	—	—	35	—	—	
Output Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF


CD54/74HC139
CD54/74HCT139



Transition times and propagation delay times.

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V

High-Speed CMOS Logic



92CS-39831

FUNCTIONAL DIAGRAM

10-to-4-Line Priority Encoder

Type Features:

- Buffered inputs and outputs
- Typical CD54/74HC147 propagation delay = 13ns @ $V_{CC}=5V$, $C_L=15pF$, $T_A=25^\circ C$

The RCA-CD54/74HC147 and CD54/74HCT147 are high-speed silicon-gate CMOS devices and are pin-compatible with low power Schottky TTL (LSTTL).


The CD54/74HC147 and CD54/74HCT147 9-input priority encoders accept data from nine active LOW inputs (\bar{I}_1 to \bar{I}_9) and provide binary representation on the four active LOW outputs (\bar{Y}_0 to \bar{Y}_3). A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line \bar{I}_9 having the highest priority.

These devices provide the 10-line to 4-line priority encoding function by use of the implied decimal "zero". The "zero" is encoded when all nine data inputs are HIGH, forcing all four outputs HIGH.

The CD54HC/HCT147 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT147 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:


- Fanout (Over Temperature Range): Standard Outputs - 10 LSTTL Loads Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range: CD74HC/HCT/HCU: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types: 2 to 6 V Operation High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types: 4.5 to 5.5 V Operation Direct LSTTL Input Logic Compatibility $V_{IL} = 0.8V$ Max., $V_{IH} = 2V$ Min. CMOS Input Compatibility $I_i \leq 1\mu A$ @ V_{OL} , V_{OH}



92CS-39830

TERMINAL ASSIGNMENT

CD54/74HC147
CD54/74HCT147



92CM-39833

Fig. 1 - Logic Diagram

TRUTH TABLE

Inputs									Outputs			
\bar{T}_1	\bar{T}_2	\bar{T}_3	\bar{T}_4	\bar{T}_5	\bar{T}_6	\bar{T}_7	\bar{T}_8	\bar{T}_9	\bar{Y}_3	\bar{Y}_2	\bar{Y}_1	\bar{Y}_0
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	L	H	H	H	L	L	L
X	X	X	X	X	L	H	H	H	H	L	L	H
X	X	X	L	H	H	H	H	H	H	L	H	H
X	X	L	H	H	H	H	H	H	H	H	L	L
X	L	H	H	H	H	H	H	H	H	H	L	L
L	H	H	H	H	H	H	H	H	H	H	H	L

H = High Logic Level, L = Low Logic Level, X = Irrelevant.

CD54/74HC147 CD54/74HCT147

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):
(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{ik} (FOR V_i < -0.5 V OR V_i > V_{cc} + 0.5 V) ±20mA

DC OUTPUT DIODE CURRENT, I_{ok} (FOR V_o < -0.5 V OR V_o > V_{cc} + 0.5 V) ±20mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5V < V_o < V_{cc} + 0.5 V) ± 25mA

DC V_{cc} OR GROUND CURRENT (I_{cc}) ±50mA

POWER DISSIPATION PER PACKAGE (P_D):

For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW

For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW

For T_A = -55 to +100°C (PACKAGE TYPE F, H) 500 mW

For T_A = +100 to +125°C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW

For T_A = -40 to +70°C (PACKAGE TYPE M) 400 mW

For T_A = +70 to +125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to +125°C

PACKAGE TYPE E, M -40 to +85°C

STORAGE TEMPERATURE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max +265°C

Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)
with solder contacting lead tips only +300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{cc} .* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V _i , V _o	0	V _{cc}	V
Operating Temperature T _A : CD74 Types CD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall Times t _r , t _f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC147 CD54/74HCT147

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC147/CD54HC147											CD74HCT147/CD54HCT147											UNITS
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE					
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C					
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max				
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5									V		
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	—			
			6	4.2	—	—	4.2	—	4.2	—	—	5.5											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5									V		
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—			
			6	—	—	1.8	—	1.8	—	1.8	—	5.5											
High-Level Output Voltage V _{OH}	V _{IL}		2	1.9	—	—	1.9	—	1.9	—	V _{IL}										V		
or		-0.02	4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—	—			
CMOS Loads	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}												
TTL Loads	V _{IL}										V _{IL}										V		
or		-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	—			
	V _{IH}		6	5.48	—	—	5.34	—	5.2	—	V _{IH}												
Low-Level Output Voltage V _{OL}	V _{IL}		2	—	—	0.1	—	0.1	—	0.1		V _{IL}									V		
or		0.02	4.5	—	—	0.1	—	0.1	—	0.1		4.5	—	—	0.1	—	0.1	—	0.1	—			
CMOS Loads	V _{IH}		6	—	—	0.1	—	0.1	—	0.1		V _{IH}											
TTL Loads	V _{IL}										V _{IL}										V		
or		4	4.5	—	—	0.26	—	0.33	—	0.4		4.5	—	—	0.26	—	0.33	—	0.4	—			
	V _{IH}		5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}											
Input Leakage Current I _I	V _{CC}		6	—	—	±0.1	—	±1	—	±1		Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA		
or	Gnd																						
Quiescent Device Current I _{CC}	V _{CC}		6	—	—	8	—	80	—	160		V _{CC}									μA		
or	Gnd	0										Gnd	5.5	—	—	8	—	80	—	160			
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA		

* For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
T ₁₁ , T ₂ , I ₃ , I ₆ , T ₇	1.1
I ₄ , I ₅ , I ₈ , I ₉	1.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC147 CD54/74HCT147


SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{C}$, Input t_r , $t_f=6\text{ ns}$)

CHARACTERISTIC	SYMBOL	TYPICAL		UNITS
		HC	HCT	
Propagation Delay, Data Input to Output Y (Fig. 1) ($C_L=15\text{ pF}$)	t_{PLH} t_{PHL}	13	14	ns
Power Dissipation Capacitance*	C_{PD}	32	42	pF

* C_{PD} is used to determine the dynamic power consumption, per package.
 $PD=V_{CC}^2fi$ ($C_{PD} + C_L$) where fi = input frequency
 C_L =output load capacitance
 V_{CC} =supply voltage

SWITCHING CHARACTERISTICS ($C_L=50\text{ pF}$, Input t_r , $t_f=6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Input to Output (Fig. 1)	t_{PLH}	2	160	—	—	200	—	—	—	240	—	—	ns		
	t_{PHL}	4.5	32	35	40	44	48	53	ns						
		6	27	—	34	—	41	—							
Transition Times (Fig. 1)	t_{TLH}	2	75	—	95	—	110	—	ns						
	t_{THL}	4.5	15	15	19	19	22	22							
		6	13	—	16	—	19	—							
Input Capacitance	C_i		10	10	10	10	10	10	10	pF					




	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 1 - Transition times and propagation delay times.

CD54/74HC151 CD54/74HCT151

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

8-Input Multiplexer

Type Features:


- Complementary data outputs
- Buffered inputs and outputs

The RCA CD54/74HC151 and CD54/74HCT151 are single 8-channel digital multiplexers having three binary control inputs, S0, S1 and S2 and an active low enable (\bar{E}) input. The three binary signals select 1 of 8 channels. Outputs are both inverting (\bar{Y}) and non-inverting (Y).

The CD54HC/HCT151 devices are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT151 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_1 \leq 1 \mu A$ @ V_{OL}, V_{OH}



92CM-38434RI

CD54/74HC151 CD54/74HCT151

FUNCTION TABLE

INPUTS												OUTPUTS	
\bar{E}	S ₂	S ₁	S ₀	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	\bar{Y}	Y
H	X	X	X	X	X	X	X	X	X	X	X	H	L
L	L	L	L	L	X	X	X	X	X	X	X	H	L
L	L	L	L	H	X	X	X	X	X	X	X	L	H
L	L	L	H	X	L	X	X	X	X	X	X	H	L
L	L	L	H	X	H	X	X	X	X	X	X	L	H
L	L	H	L	X	X	L	X	X	X	X	X	H	L
L	L	H	L	X	X	H	X	X	X	X	X	L	H
L	L	H	H	X	X	X	L	X	X	X	X	H	L
L	L	H	H	X	X	X	H	X	X	X	X	L	H
L	H	L	L	X	X	X	X	L	X	X	X	H	L
L	H	L	L	X	X	X	X	H	X	X	X	L	H
L	H	L	H	X	X	X	X	X	L	X	X	H	L
L	H	L	H	X	X	X	X	X	H	X	X	L	H
L	H	H	L	X	X	X	X	X	X	L	X	H	L
L	H	H	L	X	X	X	X	X	X	H	X	L	H
L	H	H	H	X	X	X	X	X	X	X	L	H	L
L	H	H	H	X	X	X	X	X	X	X	H	L	H

H = HIGH voltage level.
L = LOW voltage level.
X = Don't care.

MAXIMUM RATINGS, Absolute-Maximum Values:

- DC SUPPLY-VOLTAGE, (V_{cc}):
(Voltages referenced to ground) -0.5 to +7 V
- DC INPUT DIODE CURRENT, I_{ik} (FOR V_i < -0.5 V OR V_i > V_{cc} + 0.5 V) ±20 mA
- DC OUTPUT DIODE CURRENT, I_{ok} (FOR V_o < -0.5 V OR V_o > V_{cc} + 0.5 V) ±20 mA
- DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < V_o < V_{cc} + 0.5 V) ±25 mA
- DC V_{cc} OR GROUND CURRENT (I_{cc}): ±50 mA
- POWER DISSIPATION PER PACKAGE (P_o):
For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW
For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW
For T_A = -55 to +100°C (PACKAGE TYPE F, H) 500 mW
For T_A = +100 to +125°C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW
For T_A = -40 to +70°C (PACKAGE TYPE M) 400 mW
For T_A = +70 to +125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW
- OPERATING-TEMPERATURE RANGE (T_A):
PACKAGE TYPE F, H -55 to +125°C
PACKAGE TYPE E, M -40 to +85°C
- STORAGE TEMPERATURE (T_{stg}) -65 to +150°C
- LEAD TEMPERATURE (DURING SOLDERING)
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)
with solder contacting lead tips only +300°C

CD54/74HC151 CD54/74HCT151

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC151/CD54HC151										CD74HCT151/CD54HCT151										UNITS	
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE				
	V _i V	I _o mA	V _{cc} V	+25°C			-40/ +85°C		-55/ +125°C		V _i V	V _{cc} V	+25°C			-40/ +85°C		-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max			
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5									V	
			4.5	3.15	—	—	3.15	—	3.15	—		to	2	—	—	2	—	2	—			
			6	4.2	—	—	4.2	—	4.2	—		5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5									V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—		
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads	V _{IL} or V _{IH}		4.5	4.4	—	—	4.4	—	4.4	—												
TTL Loads	V _{IL} or V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—		V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads	V _{IL} or V _{IH}		4.5	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}		6	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—		V
Input Leakage Current I _i	V _{cc} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{cc} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{cc}	V _{cc} or Gnd	0	6	—	—	8	—	80	—	160	V _{cc} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{cc} *											V _{cc} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
Select	1.5
Data	0.45
Enable	0.3

* Unit load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC151 CD54/74HCT151

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range) V_{CC} .* CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t_r, t_f at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5 V, T_A = 25^\circ C, \text{Input } t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC	C_L pF	SYMBOL	TYPICAL VALUES		UNITS
			54/74HC	54/74HCT	
Propagation Delays		t_{PLH}	14	16	ns
Any data input to \overline{Y}	15	t_{PHL}			
Any data input to \overline{Y}	15	t_{PLH}/t_{PHL}	15	15	ns
Any select to \overline{Y}	15	t_{PLH}/t_{PHL}	15	17	ns
Any select to \overline{Y}	15	t_{PLH}/t_{PHL}	17	18	ns
Enable to \overline{Y}	15	t_{PLH}/t_{PHL}	11	12	ns
Enable to \overline{Y}	15	t_{PLH}/t_{PHL}	12	15	ns
Power Dissipation Capacitance*	—	C_{PD}	59	58	pF

* C_{PD} is used to determine the dynamic power dissipation per device:

$$P_D = V_{CC}^2 f_i (C_{PD} + C_L) \text{ where:}$$

f_i = input frequency.

C_L = output load capacitance.



V_{CC} = supply voltage.

CD54/74HC151

CD54/74HCT151

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r = 6$ ns)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Any Data Input to Y	t_{PLH}	2	170	—	215	—	255	—	—	255	—	—	ns		
	t_{PHL}	4.5	34	38	43	48	51	57	6	29	—	—			
Any Data Input to \bar{Y}	t_{PLH}	2	185	—	230	—	280	—	—	280	—	—	ns		
	t_{PHL}	4.5	37	36	46	45	56	54	6	31	—	—			
Any Select to Y	t_{PLH}	2	185	—	230	—	280	—	—	280	—	—	ns		
	t_{PHL}	4.5	37	41	46	51	56	62	6	31	—	—			
Any Select to \bar{Y}	t_{PLH}	2	205	—	255	—	310	—	—	310	—	—	ns		
	t_{PHL}	4.5	41	43	51	54	62	65	6	35	—	—			
Enable to Y	t_{PLH}	2	140	—	175	—	210	—	—	210	—	—	ns		
	t_{PHL}	4.5	28	29	35	36	42	44	6	24	—	—			
Enable to \bar{Y}	t_{PLH}	2	145	—	180	—	220	—	—	220	—	—	ns		
	t_{PHL}	4.5	29	36	36	45	44	54	6	25	—	—			
Output Transition Time	t_{TLH}	2	75	—	95	—	110	—	—	110	—	—	ns		
	t_{THL}	4.5	15	15	19	19	22	22	6	13	—	—			
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	pF		




	CD54/74HC	CD54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 2 - Propagation delays to Y and \bar{Y} outputs.

CD54/74HC153 CD54/74HCT153

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Dual 4-Input Multiplexer

Type Features:

- Common select inputs
- Separate enable inputs
- Buffered inputs and outputs

The RCA-CD54/74HC153 and CD54/74HCT153 are dual 4-to-1-line selector/multiplexers which select one of four sources for each section by the common select inputs, S0 and S1. When the enable inputs (1E, 2E) are HIGH, the outputs are in the LOW state.

The CD54HC/HCT153 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT153 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:


- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT/HCU: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_1 \leq 1 \mu A$ @ V_{OL} , V_{OH}

TRUTH TABLE

Select Inputs		Data Inputs			Enable	Output	
S ₁	S ₀	I ₀	I ₁	I ₂	I ₃	\bar{E}	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Select inputs A and B are common to both sections.
H = High Level, L = Low Level, X = Don't Care.

LOGIC DIAGRAM



92CS-39825

TERMINAL ASSIGNMENT

CD54/74HC153 CD54/74HCT153




Fig. 1 - Logic diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

CD54/74HC153 CD54/74HCT153

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC153/CD54HC153										CD74HCT153/CD54HCT153								UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/+85°C		-55/+125°C		V _I V	V _{CC} V	+25°C			-40/+85°C		-55/+125°C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—		
			6	4.2	—	—	4.2	—	4.2	—	—	5.5									
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5									
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—			4.5	4.4	—	—	4.4	—	4.4	—	
			6	5.9	—	—	5.9	—	5.9	—			V _{IH}								
TTL Loads	V _{IL} or V _{IH}		-4	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V
			-5.2	6	5.48	—	—	5.34	—	5.2	—										
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—			4.5	—	—	0.1	—	0.1	—	
			6	—	—	0.1	—	0.1	—	0.1	—			V _{IH}							
TTL Loads	V _{IL} or V _{IH}		4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V
			5.2	6	—	—	0.26	—	0.33	—	0.4										
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5	to	—	100	360	—	450	—	490	μA
												5.5									

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
DATA	0.45
ENABLE	0.6
SELECT	1.35

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC153

CD54/74HCT153

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package-Temperature Range) V_{CC} .* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall Times t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5 V, T_A = 25^\circ C, \text{Input } t_i, t_f = 6 \text{ ns}$)

CHARACTERISTIC	CL (pF)	TYPICAL VALUES		UNITS	
		HC	HCT		
Propagation Delay, Select to Outputs $t_{PHL} \quad t_{PLH}$	15	13	14	ns	
Data to Outputs $t_{PLH} \quad t_{PHL}$	15	12	9		
Enable to Outputs $t_{PLH} \quad t_{PHL}$	15	12	14		
Power Dissipation Capacitance*	C_{PD}	—	45	45	pF


* C_{PD} is used to determine the dynamic power consumption, per multiplexer.

$P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where: f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}, \text{Input } t_i, t_f = 6 \text{ ns}$)

CHARACTERISTIC	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, S to Y t_{PLH} t_{PHL}	2	—	160	—	—	—	200	—	—	—	240	—	—	ns
	4.5	—	32	—	34	—	40	—	43	—	48	—	51	
	6	—	27	—	—	—	34	—	—	—	41	—	—	
I to Y t_{PLH}	2	—	145	—	—	—	180	—	—	—	220	—	—	
	4.5	—	29	—	24	—	36	—	30	—	44	—	36	
	6	—	25	—	—	—	31	—	—	—	38	—	—	
I to Y t_{PHL}	2	—	145	—	—	—	180	—	—	—	220	—	—	
	4.5	—	29	—	34	—	36	—	43	—	44	—	51	
	6	—	25	—	—	—	31	—	—	—	38	—	—	
\bar{E} to Y t_{PLH} t_{PHL}	2	—	120	—	—	—	150	—	—	—	180	—	—	
	4.5	—	24	—	27	—	30	—	34	—	36	—	41	
	6	—	20	—	—	—	26	—	—	—	31	—	—	
Output Transition Time t_{TLH} t_{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	
	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC153
CD54/74HCT153




92CS-39824

	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 2 - Transition and propagation delay times.

CD54/74HC154 CD54/74HCT154

High-Speed CMOS Logic



4-to-16 Line Decoder/Demultiplexer

Type Features:

- Two enable inputs to facilitate demultiplexing and cascading functions

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V Max.$, $V_{IH} = 2 V Min.$
CMOS Input Compatibility
 $I_1 \leq 1 \mu A$ @ V_{OL} , V_{OH}

FUNCTIONAL DIAGRAM

The RCA CD54/74HC154 and CD54/74HCT154 are 4-to-16 line decoders/demultiplexers with two enable inputs, $\bar{E}1$ and $\bar{E}2$. A High on either enable input forces the output into the High state. The demultiplexing function is performed by using the four input lines, A0 to A3, to select the output lines $\bar{Y}0$ to $\bar{Y}15$, and using one enable as the data input while holding the other enable low.

The CD54HC154 and CD54HCT154 are supplied in 24-lead dual-in-line frit-seal ceramic packages (F suffix). The CD74HC154 and CD74HCT154 are supplied in 24-lead dual-in-line, narrow-body plastic packages (EN suffix), in 24-lead dual-in-line, wide-body plastic packages (E suffix), and in 24-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

TRUTH TABLE

INPUTS					OUTPUTS																	
$\bar{E}1$	$\bar{E}2$	A3	A2	A1	A0	$\bar{Y}0$	$\bar{Y}1$	$\bar{Y}2$	$\bar{Y}3$	$\bar{Y}4$	$\bar{Y}5$	$\bar{Y}6$	$\bar{Y}7$	$\bar{Y}8$	$\bar{Y}9$	$\bar{Y}10$	$\bar{Y}11$	$\bar{Y}12$	$\bar{Y}13$	$\bar{Y}14$	$\bar{Y}15$	
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	H	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	H	H	H	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H
L	L	H	L	L	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
L	L	H	H	L	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H
L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H
L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H

H = High Level, L = Low Level, X = Don't Care.

CD54/74HC154 CD54/74HCT154




Fig. 1 - Logic diagram.

CD54/74HC154 CD54/74HCT154

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}): (Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT, PER PIN (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING)	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times, t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC154 CD54/74HCT154

STATIC ELECTRICAL CHARACTERISTICS


CHARACTERISTICS	CD74HC154/CD54HC154										CD74HCT154/CD54HCT154								UNITS			
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max		Min	Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5										V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	—	—	
			6	4.2	—	—	4.2	—	4.2	—	5.5											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5										V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	0.8	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
A0 — A3	1.4
E1, E2	1.3

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.



92CS-36814
TERMINAL ASSIGNMENT

CD54/74HC154

CD54/74HCT154

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L pF	SYMBOL	TYPICAL VALUES		UNITS
			54/74HC	54/74HCT	
Propagation Delay Address to Output	15	t_{PHL}	14	14	ns
		t_{PLH}			
$\overline{E1}$ to Output	15	t_{PHL}	14	14	ns
		t_{PLH}			
$\overline{E2}$ to Output	15	t_{PHL}	14	14	ns
		t_{PLH}			
Power Dissipation Capacitance*	—	C_{PD}	88	84	pF

 * C_{PD} is used to determine the dynamic power consumption, per device.

 $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where: f_i = input frequency.



 C_L = output load capacitance.

 V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Address to Outputs	t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PHL}	4.5	—	35	—	35	—	44	—	44	—	53	—	53	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
$\overline{E1}$ to Outputs	t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PHL}	4.5	—	35	—	34	—	44	—	43	—	53	—	51	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
$\overline{E2}$ to Outputs	t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PHL}	4.5	—	35	—	34	—	44	—	43	—	53	—	51	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC154 CD54/74HCT154




	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 2 - Propagation delay and transition times.

CD54/74HC157, CD54/74HCT157 CD54/74HC158, CD54/74HCT158

High-Speed CMOS Logic



Quad 2-Input Multiplexers

HC/HCT157 Non-Inverting
HC/HCT158 Inverting

Type Features:

- Buffered inputs
- Typical Propagation Delay (In to Output) = 10 ns (HC157) @ $V_{CC} = 5 V$, $C_L = 15 pF$, $T_A = 25^\circ C$

FUNCTIONAL DIAGRAM

The RCA-CD54/74HC157, 158 and CD54/74HCT157, 158 are quad 2-input multiplexers which select four bits of data from two sources under the control of a common Select input (S). The Enable input (\bar{E}) is active LOW. When (\bar{E}) is HIGH, all of the outputs in the 158, the inverting type, (1Y-4Y) are forced HIGH and in the 157, the non-inverting type, all of the outputs (1Y-4Y) are forced LOW, regardless of all other input conditions.

Moving data from two groups of registers to four common output busses is a common use of these devices. The state of the Select input determines the particular register from which the data comes. They can also be used as function generators.

The CD54HC157, 158 and CD54HCT157, 158 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC157, 158 and CD74HCT157, 158 are supplied in 16-lead dual-in-line plastic packages (E suffix). The CD74HC157, 158 and CD74HCT157, 158 are supplied in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}

FUNCTION TABLE

Enable	Select Input	Data Inputs		Output	
				157	158
\bar{E}	S	I_0	I_1	Y	\bar{Y}
H	X	X	X	L	H
L	L	L	X	L	H
L	L	H	X	H	L
L	H	X	L	L	H
L	H	X	H	H	L

L = LOW voltage level.
H = HIGH voltage level.
X = Don't care.






Fig. 1 - Logic Diagram for HC/HCT157. 92CM-38446

CD54/74HC157, CD54/74HCT157 CD54/74HC158, CD54/74HCT158



* For HC/HCT157 these outputs are 1Y, 2Y, 3Y, 4Y.

TERMINAL ASSIGNMENT

Fig. 2 - Logic Diagram for HC/HCT158.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):		
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _I < -0.5 V OR V _I > V _{CC} + 0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _O < -0.5 V OR V _O > V _{CC} + 0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _O < V _{CC} + 0.5 V)	±25 mA
DC V _{CC} OR GROUND CURRENT (I _{CC}):	±50 mA
POWER DISSIPATION PER PACKAGE (P _D):		
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):		
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C
STORAGE TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package Temperature Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _{in} , V _{out}	0	V _{CC}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC157, CD54/74HCT157 CD54/74HC158, CD54/74HCT158

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC157/158/CD54HC157/158										CD74HCT157/158/CD54HCT157/158									UNITS
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE		
	V_i	I_o	V_{CC}	+25° C			-40/ +85° C		-55/ +125° C		V_i	V_{CC}	+25° C			-40/ +85° C		-55/ +125° C		
	V	mA	V	Min	Typ	Max	Min	Max	Min	Max	V	V	Min	Typ	Max	Min	Max	Min	Max	
High-Level Input Voltage V_{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	
			6	4.2	—	—	4.2	—	4.2	—	—	5.5								
Low-Level Input Voltage V_{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—
			6	—	—	1.8	—	1.8	—	1.8	—	5.5								
High-Level Output Voltage V_{OH}	V_{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V_{IL}									V
or	V_{OH}		4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—	
CMOS Loads			6	5.9	—	—	5.9	—	5.9	—	V_{IH}									
TTL Loads	V_{IL}										V_{IL}									V
or			-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—
V_{IH}			5.2	6	5.48	—	—	5.34	—	5.2	—	V_{IH}								
Low-Level Output Voltage V_{OL}	V_{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V_{IL}									V
or	V_{OL}		4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1
CMOS Loads			6	—	—	0.1	—	0.1	—	0.1	—	V_{IH}								
TTL Loads	V_{IL}										V_{IL}									V
or			4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4
V_{IH}			5.2	6	—	—	0.26	—	0.33	—	0.4	V_{IH}								
Input Leakage Current I_i	V_{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V_{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I_{CC}	V_{CC} or Gnd	0	6	—	—	8	—	80	—	160	V_{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI_{CC}											$V_{CC}-2.1$	4.5 to 5.5	—	100	360	—	450	—	490	μA

*For dual-supply systems theoretical worst case ($V_i = 2.4 V, V_{CC} = 5.5 V$) specification is 1.8 mA.

INPUT LOADING TABLE

INPUT	UNIT LOADS *	
	HCT 157	HCT 158
I (ALL)	0.95	0.4
\bar{E}	0.6	0.6
S	3	2.8

* Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC157, CD54/74HCT157 CD54/74HC158, CD54/74HCT158

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$, Input $t_r = 6\text{ ns}$)

CHARACTERISTIC	C_L pF	SYMBOL	TYPICAL VALUES				UNITS
			HC157	HCT157	HC158	HCT158	
Data to Output	15	t_{PHL} t_{PLH}	10	12	11	13	ns
Enable to Output	15	t_{PHL} t_{PLH}	11	12	13	15	ns
Select to Output	15	t_{PHL} t_{PLH}	12	15	12	14	ns
Power Dissipation Capacitance*		C_{PD}	62	70	35	35	pF

* C_{PD} is used to determine the dynamic power consumption, per multiplexer.



$$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o \text{ where: } f_i = \text{input frequency. } C_L = \text{output load capacitance.}$$

$$f_o = \text{output frequency. } V_{CC} = \text{supply voltage.}$$

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay	t_{PLH}	2	—	125	—	—	—	155	—	—	—	190	—	—	ns
Data to Output	t_{PHL}	4.5	—	25	—	30	—	31	—	38	—	38	—	45	
(Figure 3) HC/HCT157		6	—	21	—	—	—	26	—	—	—	32	—	—	
Propagation Delay	t_{PLH}	2	—	135	—	—	—	170	—	—	—	205	—	—	ns
Enable to Output	t_{PHL}	4.5	—	27	—	30	—	34	—	38	—	41	—	45	
(Figure 4) HC/HCT157		6	—	23	—	—	—	29	—	—	—	35	—	—	
Propagation Delay	t_{PLH}	2	—	145	—	—	—	180	—	—	—	220	—	—	ns
Select to Output	t_{PHL}	4.5	—	29	—	37	—	36	—	46	—	44	—	56	
(Figure 3) HC/HCT157		6	—	25	—	—	—	31	—	—	—	38	—	—	
Propagation Delay	t_{PLH}	2	—	140	—	—	—	175	—	—	—	210	—	—	ns
Data to Output	t_{PHL}	4.5	—	28	—	32	—	35	—	40	—	42	—	48	
(Figure 3) HC/HCT158		6	—	24	—	—	—	30	—	—	—	36	—	—	
Propagation Delay	t_{PLH}	2	—	160	—	—	—	200	—	—	—	240	—	—	ns
Enable to Output	t_{PHL}	4.5	—	32	—	37	—	40	—	46	—	48	—	56	
(Figure 4) HC/HCT158		6	—	27	—	—	—	34	—	—	—	41	—	—	
Propagation Delay	t_{PLH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
Select to Output	t_{PHL}	4.5	—	30	—	35	—	38	—	44	—	45	—	53	
(Figure 3) HC/HCT158		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
Time	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
(Figure 3 or 4)		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_{in}		—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC157, CD54/74HCT157 CD54/74HC158, CD54/74HCT158



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_S	50% V_{CC}	1.3 V

Fig. 3 - Inputs or select to output propagation delays and output transition times.


Fig. 4 - Enable to output propagation delays and output transition times.

File Number 1550

CD54/74HC/HCT160, CD54/74HC/HCT161 CD54/74HC/HCT162, CD54/74HC/HCT163

High-Speed CMOS Logic

FUNCTIONAL DIAGRAM



Presettable Counters

CD54/74HC/HCT160 BCD Decade Counter, Asynchronous Reset
 CD54/74HC/HCT161 4-Bit Binary Counter, Asynchronous Reset
 CD54/74HC/HCT162 BCD Decade Counter, Synchronous Reset
 CD54/74HC/HCT163 4-Bit Binary Counter, Synchronous Reset

Type Features:

- Synchronous Counting and Loading
- Two Count Enable Inputs for n-Bit Cascading
- Asynchronous Reset (CD54/74HC/HCT160, 161)
- Synchronous Reset (CD54/74HC/HCT162, 163)
- Look-Ahead Carry for High-Speed Counting

The RCA-CD54/74HC/HCT160, 161, 162, and 163 devices are presettable synchronous counters that feature look-ahead carry logic for use in high-speed counting applications. The CD54/74HC/HCT160 and 161 are asynchronous reset decade and binary counters, respectively; the CD54/74HC/HCT162 and 163 devices are decade and binary counters, respectively and are reset synchronously with the clock. Counting and parallel presetting are both accomplished synchronously with the negative-to-positive transition of the clock.

A low level on the synchronous parallel enable input, \overline{SPE} , disables the counting operation and allows data at the P0 to P3 inputs to be loaded into the counter (provided that the setup and hold requirements for \overline{SPE} are met).

All counters are reset with a low level on the Master Reset input, \overline{MR} . In the CD54/74HC/HCT162 and 163 counters (synchronous reset types), the requirements for setup and hold time with respect to the clock must be met.

Two count enables, PE and TE, in each counter are provided for n-bit cascading. In all counters reset action occurs regardless of the level of the \overline{SPE} , PE and TE inputs (and the clock input, CP, in the CD54/74HC/HCT160 and 161 types).


If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it will return to the normal sequence in one count as shown in state diagram.

The look-ahead carry feature simplifies serial cascading of the counters. Both count enable inputs (PE and TE) must be high to count. The TE input is gated with the Q outputs of all four stages so that at the maximum count the terminal count (TC) output goes high for one clock period. This TC pulse is used to enable the next cascaded stage.

The CD54HC160 through 163 and the CD54HCT160 through 163 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC160 through 163 and the CD74HCT160 through 163 are supplied in 16-lead dual-in-line plastic packages (E suffix), and in 16-lead dual-in-line surface mount plastic packages (M suffix). All types are also supplied in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8V$ Max., $V_{IH} = 2V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC/HCT160, CD54/74HC/HCT161 CD54/74HC/HCT162, CD54/74HC/HCT163

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):-0.5 to +7 V
(Voltages referenced to ground)
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{CC} + 0.5 V) ±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{CC} + 0.5 V) ±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _o < V _{CC} + 0.5 V) ±25 mA
DC V _{CC} OR GROUND CURRENT, (I _{CC}): ±50 mA
POWER DISSIPATION PER PACKAGE (P _D):
For T _A = -40 to +60°C (PACKAGE TYPE E) 500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H) 500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M) 400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):
PACKAGE TYPE F, H -55 to +125°C
PACKAGE TYPE E, M -40 to +85°C
STORAGE TEMPERATURE (T _{Stg}) -65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)
with solder contacting lead tips only +300°C





Fig. 1 - Logic diagram for the CD54/74HC/HCT160 and 162.



NOTE: ILLEGAL STATES IN BCD COUNTERS
CORRECTED IN ONE COUNT.

CD54/74HC/HCT160, CD54/74HC/HCT161 CD54/74HC/HCT162, CD54/74HC/HCT163








Fig. 2 - Logic diagram for the CD54/74HC/HCT161 and 163.

MODE SELECT - FUNCTION TABLE, 160, 161

OPERATING MODE	INPUTS						OUTPUTS	
	\overline{MR}	CP	PE	TE	\overline{SPE}	P_n	Q_n	TC
Reset (Clear)	L	X	X	X	X	X	L	L
Parallel Load	H		X	X	l	l	L	L
	H		X	X	l	h	H	(a)
Count	H		h	h	h(c)	X	count	(a)
Inhibit	H	X	l(b)	X	h(c)	X	q_n	(a)
	H	X	X	l(b)	h(c)	X	q_n	L

CD54/74HC/HCT160, CD54/74HC/HCT161 CD54/74HC/HCT162, CD54/74HC/HCT163

MODE SELECT - FUNCTION TABLE, 162, 163

OPERATING MODE	INPUTS						OUTPUTS	
	\overline{MR}	CP	PE	TE	\overline{SPE}	P_n	Q_n	TC
Reset (Clear)	l		X	X	X	X	L	L
Parallel Load	h(f)		X	X	l	l	L	L
	h(f)		X	X	l	h	H	(d)
Count	h(f)		h	h	h(f)	X	count	(d)
Inhibit	h(f)	X	l(e)	X	h(f)	X	q_n	(d)
	h(f)	X	X	l(e)	h(f)	X	q_n	L

H = HIGH voltage level steady state.


L = LOW voltage level steady state.

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.

X = Don't care.

q = Lower case letters indicate the state of the referenced output prior to the LOW-to-HIGH clock transition.

 = LOW-to-HIGH clock transition.

NOTES

- (a) The TC output is HIGH when TE is HIGH and the counter is at Terminal Count (HHHH for 161 and HLLH for 160).
- (b) The HIGH-to-LOW transition of PE or TE on the 54/74161 and 54/74160 should only occur while CP is HIGH for conventional operation.
- (c) The LOW-to-HIGH transition of \overline{SPE} on the 54/74161 and 54/74160 should only occur while CP is HIGH for conventional operation.
- (d) The TC output is HIGH when TE is HIGH and the counter is at Terminal Count (HLLH for 162 and HHHH for 163).
- (e) The HIGH-to-LOW transition of PE or TE on the 54/74163 should only occur while CP is HIGH for conventional operation.
- (f) The LOW-to-HIGH transition of \overline{SPE} or \overline{MR} on the 54/74163 should only occur while CP is HIGH for conventional operation.

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC/HCT160, CD54/74HC/HCT161 CD54/74HC/HCT162, CD54/74HC/HCT163

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC160-163/CD54HC160-163										CD74HCT160-163/CD54HCT160-163										UNITS
	TEST CONDITIONS			74HC/54HC SERIES			74HC SERIES		54HC SERIES		TEST CONDITIONS		74HCT/54HCT SERIES			74HCT SERIES		54HCT SERIES			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5									V
			4.5	3.15	—	—	3.15	—	3.15	—		to	2	—	—	2	—	2	—		
			6	4.2	—	—	4.2	—	4.2	—		5.5									
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5									v
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5									
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—		V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—		4.5	4.4	—	—	4.4	—	4.4	—		
			6	5.9	—	—	5.9	—	5.9	—		V _{IH}									
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—		V
		-4	4.5	3.98	—	—	3.84	—	3.7	—		4.5	3.98	—	—	3.84	—	3.7	—		
		-5.2	6	5.48	—	—	5.34	—	5.2	—		V _{IH}									
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1		4.5	—	—	0.1	—	0.1	—	0.1	—	
			6	—	—	0.1	—	0.1	—	0.1		V _{IH}									
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	V
		4	4.5	—	—	0.26	—	0.33	—	0.4		4.5	—	—	0.26	—	0.33	—	0.4	—	
		5.2	6	—	—	0.26	—	0.33	—	0.4		V _{IH}									
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	μA
Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads *
P0-P3	0.25
PE	0.65
CP	1.05
MR	0.8
SPE	0.5
TE	1.05

*Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC/HCT160, CD54/74HC/HCT161 CD54/74HC/HCT162, CD54/74HC/HCT163

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC		SYMBOL	CL (pF)	TYPICAL		UNITS
				54/74HC	54/74HCT	
Propagation Delay	CP to TC	t _{PHL}	15	15	18	ns
	CP to Qn		15	15	16	ns
	TE to TC		15	9	13	ns
	\overline{MR} to Qn (160, 161)	t _{PHL}	15	18	21	ns
Power Dissipation Capacitance *		C _{PD}	—	60	63	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

P_D = C_{PD} V_{CC}²f_i + Σ (C_L V_{CC}²f_o) where: f_i = input frequency. f_o = output frequency.

C_L = output load capacitance. V_{CC} = supply voltage.

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS V _{CC} V	LIMITS												UNITS
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Max. CP Freq. * f _{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	4.5	30	—	30	—	24	—	24	—	20	—	20	—	
	6	35	—	—	—	28	—	—	—	24	—	—	—	
CP Width (Low) t _{W(L)}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	16	—	20	—	20	—	24	—	24	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
\overline{MR} Pulse Width 160, 161 t _w	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
	4.5	20	—	20	—	25	—	25	—	30	—	30	—	
	6	17	—	—	—	21	—	—	—	26	—	—	—	
Setup Time Pn to CP t _{su}	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
	4.5	12	—	10	—	15	—	13	—	18	—	15	—	
	6	10	—	—	—	13	—	—	—	15	—	—	—	
Setup Time PE or TE to CP t _{su}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
	4.5	10	—	13	—	13	—	16	—	15	—	20	—	
	6	9	—	—	—	11	—	—	—	13	—	—	—	
Setup Time SPE to CP t _{su}	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
	4.5	12	—	12	—	15	—	15	—	18	—	18	—	
	6	10	—	—	—	13	—	—	—	15	—	—	—	
Setup Time \overline{MR} to CP (162, 163) t _{su}	2	65	—	—	—	80	—	—	—	100	—	—	—	ns
	4.5	13	—	13	—	16	—	16	—	20	—	20	—	
	6	11	—	—	—	14	—	—	—	17	—	—	—	
Hold Time Pn to CP t _H	2	3	—	—	—	3	—	—	—	3	—	—	—	ns
	4.5	3	—	5	—	3	—	5	—	3	—	5	—	
	6	3	—	—	—	3	—	—	—	3	—	—	—	
Hold Time TE or PE to CP t _H	2	0	—	—	—	0	—	—	—	0	—	—	—	ns
	4.5	0	—	3	—	0	—	3	—	0	—	3	—	
	6	0	—	—	—	0	—	—	—	0	—	—	—	
Hold Time 160, 162 SPE to CP t _H	2	3	—	—	—	3	—	—	—	3	—	—	—	ns
	4.5	3	—	3	—	3	—	3	—	3	—	3	—	
	6	3	—	—	—	3	—	—	—	3	—	—	—	
Hold Time 161, 163 t _H	2	0	—	—	—	0	—	—	—	0	—	—	—	ns
	4.5	0	—	3	—	0	—	3	—	0	—	3	—	
	6	0	—	—	—	0	—	—	—	0	—	—	—	
Recovery Time 160 161 \overline{MR} to CP t _{REC}	2	75	—	—	—	95	—	—	—	110	—	—	—	ns
	4.5	15	—	15	—	19	—	19	—	22	—	22	—	
	6	13	—	—	—	16	—	—	—	19	—	—	—	

* Applies to non-cascaded operation only. With cascaded counters clock to terminal count propagation delays, count enables (PE or TE)-to-clock set-up times, and count enables (PE or TE)-to-clock hold times determine max. clock frequency. For example with these HC devices:

$$f_{\max}(\text{CP}) = \frac{1}{\text{CP-to-TC prop. delay} + \text{TE-to-CP setup} + \text{TE-to-CP Hold}} = \frac{1}{37 + 10 + 0} \approx 21 \text{ MHz (min.)}$$

CD54/74HC/HCT160, CD54/74HC/HCT161 CD54/74HC/HCT162, CD54/74HC/HCT163

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	TEST CONDITION	LIMITS										UNITS		
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC			54HCT	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.
Propagation Delay CP to TC	t _{PLH}	2	— 185	—	—	—	230	—	—	—	280	—	—	ns
	t _{PHL}	4.5	— 37	—	42	—	46	—	53	—	56	—	63	
		6	— 31	—	—	—	39	—	—	—	48	—	—	
CP to Qn	t _{PLH}	2	— 185	—	—	—	230	—	—	—	280	—	—	ns
	t _{PHL}	4.5	— 37	—	39	—	46	—	49	—	56	—	59	
		6	— 31	—	—	—	39	—	—	—	48	—	—	
TE to TC	t _{PLH}	2	— 120	—	—	—	150	—	—	—	180	—	—	ns
	t _{PHL}	4.5	— 24	—	32	—	30	—	40	—	36	—	48	
		6	— 20	—	—	—	26	—	—	—	31	—	—	
$\overline{\text{MR}}$ to Qn, (160, 161)	t _{PHL}	2	— 210	—	—	—	265	—	—	—	315	—	—	ns
		4.5	— 42	—	50	—	53	—	63	—	63	—	75	
		6	— 36	—	—	—	45	—	—	—	54	—	—	
$\overline{\text{MR}}$ to TC (160, 161)	t _{PHL}	2	— 210	—	—	—	265	—	—	—	315	—	—	ns
		4.5	— 42	—	50	—	53	—	63	—	63	—	75	
		6	— 36	—	—	—	45	—	—	—	54	—	—	
Output Transition Time	t _{TLH}	2	— 75	—	—	—	95	—	—	—	110	—	—	ns
	t _{THL}	4.5	— 15	—	15	—	19	—	19	—	22	—	22	
Input Capacitance	C _{IN}		— 10	—	10	—	10	—	10	—	10	—	10	pF










Fig. 3 - Detail of flip-flops for all types.

CD54/74HC/HCT160, CD54/74HC/HCT161 CD54/74HC/HCT162, CD54/74HC/HCT163


Transition times, propagation delay times, setup, hold, and recovery times.



	CD54/74HC	CD54/74HCT
Input Level	V_{CC}	3 V
V_S	$0.5 V_{CC}$	1.3 V

CD54/74HC/HCT160, CD54/74HC/HCT161 CD54/74HC/HCT162, CD54/74HC/HCT163

Timing diagrams for the CD54/74HC/HCT160 and 162.




92CM-37963RI

CD54/74HC/HCT160, CD54/74HC/HCT161 CD54/74HC/HCT162, CD54/74HC/HCT163

Timing diagrams for the CD54/74HC/HCT161 and 163.


Sequence illustrated in waveforms

1. Reset outputs to zero.
2. Preset to binary twelve.
3. Count to thirteen, fourteen, fifteen, zero, one, and two.
4. Inhibit.



92CM-37962

High-Speed CMOS Logic



8-Bit Serial-In/Parallel-Out Shift Register

Type Features:

- Buffered Inputs
- Asynchronous Master Reset
- Typical $f_{MAX} = 60 \text{ MHz @ } V_{CC} = 5V, C_L = 15 \text{ pF}, T_A = 25^\circ \text{ C}$

FUNCTIONAL DIAGRAM

The RCA-CD54/74HC164 and CD54/74HCT164 are 8-bit serial-in parallel-out shift registers with asynchronous reset. Data is shifted on the positive edge of Clock (CP). A LOW on the Master Reset (MR) pin resets the shift register and all outputs go to the LOW state regardless of the input conditions. Two Serial Data inputs (DS1 and DS2) are provided, either one can be used as a Data Enable control.

The RCA CD54/74HC164 are supplied in 14-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT164 are supplied in a 14-lead plastic dual-in-line plastic package (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). The CD54/74HC/HCT164 are also supplied in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%, N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD 54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8V \text{ Max.}, V_{IH} = 2V \text{ Min.}$
CMOS Input Compatibility
 $I_i \leq 1 \mu A @ V_{OL}, V_{OH}$




Fig. 1 - Logic diagram for the CD54/74HC164, CD54/74HCT164


CD54/74HC164

CD54/74HCT164

MODE SELECT — TRUTH TABLE

Operating Mode	Inputs				Outputs		
	MR	CP	DS1	DS2	Q0	Q1	Q7
Reset (Clear)	L	X	X	X	L	L	L
Shift	H	\nearrow	l	l	L	q ₀	q ₆
	H	\nearrow	l	h	L	q ₀	q ₆
	H	\nearrow	h	l	L	q ₀	q ₆
	H	\nearrow	h	h	H	q ₀	q ₆

H=HIGH voltage level.
h=HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.
L=LOW voltage level.
l=LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.
q=Lower case letters indicate the state of the reference input (or output) one setup time prior to the LOW-to-HIGH clock transition.
X=Don't care.
 \nearrow =LOW-to-HIGH clock transition.



92CS-38500R1

FLIP FLOP DETAIL

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):		
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _I < -0.5 V OR V _I > V _{CC} +0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _O < -0.5 V OR V _O > V _{CC} +0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _O < V _{CC} + 0.5 V)	±25 mA
DC V _{CC} OR GROUND CURRENT (I _{CC})	±50 mA
POWER DISSIPATION PER PACKAGE (P _D):		
For T _A = -40 to +60° C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300mW
For T _A = -55 to +100° C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125° C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70° C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125° C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):		
PACKAGE TYPE E, M	-40 to +85° C
PACKAGE TYPE F, H	-55 to +125° C
STORAGE TEMPERATURE (T _{stg})	-65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	+300° C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package-Temperature Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V _I , V _O	0	V _{CC}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC164/CD54HC164										CD74HCT164/CD54HCT164										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V _I V	I _O mA	V _{CC} V	+25°C			-40/+85°C		-55/+125°C		V _I V	V _{CC} V	+25°C			-40/+85°C		-55/+125°C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max			
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5										
			4.5	3.15	—	—	3.15	—	3.15	—	—	to 5.5	2	—	—	2	—	2	—	—	—	V
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5									
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	to 5.5	—	—	0.8	—	0.8	—	0.8	—	V
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V _{OH} CMOS Loads	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}											
	or V _{IH}		4.5	4.4	—	—	4.4	—	4.4	—	or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	—	V	
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL}										V _{IL}											
	or V _{IH}	-4	4.5	3.98	—	—	3.84	—	3.7	—	or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	V	
		-5.2	6	5.48	—	—	5.34	—	5.2	—												
Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}											
	or V _{IH}		4.5	—	—	0.1	—	0.1	—	0.1	—	or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	V
			6	—	—	0.1	—	0.1	—	0.1	—											
TTL Loads	V _{IL}										V _{IL}											
	or V _{IH}	4	4.5	—	—	0.26	—	0.33	—	0.4	or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	V	
		5.2	6	—	—	0.26	—	0.33	—	0.4												
Input Leakage Current I _I	V _{CC} or Gnd										Any Voltage between V _{CC} & Gnd											
			6	—	—	±0.1	—	±1	—	±1		5.5	—	—	±0.1	—	±1	—	±1	—	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd											
												5.5	—	—	8	—	80	—	160	—	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1											
												4.5 to 5.5	—	100	360	—	450	—	490	—	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
Date Shift-In (1,2)	0.3
MR	0.9
Clock	0.7

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC164 CD54/74HCT164

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{ C}$, Input t_r , $t_f=6\text{ ns}$)

CHARACTERISTIC	C_L pF	SYMBOL	Typical		UNITS
			54/74HC	54/74HCT	
Maximum Clock Frequency	15	f_{MAX}	60	54	MHz
Propagation Delay: CP to Qn	15	t_{PLH} , t_{PHL}	14	15	ns
MR to Qn	15	t_{PHL}	11	16	ns
Power Dissipation Capacitance	—	C_{PD}^*	47	49	pF

C_{PD} is used to determine the dynamic power consumption, per device.

$P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_o)$ where:

f_i = input frequency.


f_o = output frequency.

C_L = output load capacitance.

V_{CC} = supply voltage.

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency	f_{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
		4.5	30	—	27	—	24	—	22	—	20	—	18	—	
		6	35	—	—	—	28	—	—	—	24	—	—	—	
MR Pulse Width	t_w	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
		4.5	12	—	18	—	15	—	23	—	18	—	27	—	
		6	10	—	—	—	13	—	—	—	15	—	—	—	
CP Pulse Width	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	18	—	20	—	23	—	24	—	27	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Setup Time	t_{SU}	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
		4.5	12	—	12	—	15	—	15	—	18	—	18	—	
		6	10	—	—	—	13	—	—	—	15	—	—	—	
Hold Time	t_H	2	4	—	—	—	4	—	—	—	4	—	—	—	ns
		4.5	4	—	4	—	4	—	4	—	4	—	4	—	
		6	4	—	—	—	4	—	—	—	4	—	—	—	
MR to CP Removal Time	t_{REM}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	



92CS-36817





TERMINAL ASSIGNMENT

CD54/74HC164 CD54/74HCT164

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r, t_f= 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, CP to Qn	t _{PLH}	2	—	170	—	—	—	212	—	—	—	255	—	—	ns
	t _{PHL}	4.5	—	34	—	36	—	43	—	45	—	51	—	54	
		6	—	29	—	—	—	36	—	—	—	43	—	—	
MR to Qn		2	—	140	—	—	—	175	—	—	—	210	—	—	ns
		4.5	—	28	—	38	—	35	—	46	—	42	—	57	
	t _{PHL}	6	—	24	—	—	—	30	—	—	—	36	—	—	
Output Transition Time	t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t _{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF


Transition times, propagation delay times, setup, hold times, and removal times.



	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3 V
SWITCHING VOLTAGE, V _S	50% V _{CC}	1.3 V

CD54/74HC165 CD54/74HCT165

High-Speed CMOS Logic



8-Bit Parallel-In/ Serial-Out Shift Register

Type Features:

- Buffered Inputs
- Asynchronous Parallel Load
- Complementary Outputs
- Typical $f_{MAX} = 60 \text{ MHz}$ @ $V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ \text{ C}$


The RCA-CD54/74HC165 and CD54/74HCT165 are 8-bit parallel or serial-in shift registers with complementary serial outputs (Q_7 and $\overline{Q_7}$) available from the last stage. When the parallel load (\overline{PL}) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously. When the \overline{PL} is HIGH, data enters the register serially at the DS input and shifts one place to the right ($Q_0-Q_1-Q_2$, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q_7 output to the DS input of the succeeding device.

For predictable operation the LOW-to-HIGH transition of \overline{CE} should only take place while CP is HIGH. Also, CP and \overline{CE} should be LOW before the LOW-to-HIGH transition of PL to prevent shifting the data when \overline{PL} goes HIGH.


The CD54HC/HCT165 devices are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT165 devices are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ \text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_1 \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}



CD54/74HC165 CD54/74HCT165



92CM-38538R2

Fig. 1 — Logic diagram for the CD54/74HC165 and CD54/74HCT165.

TRUTH TABLE

Operating Modes	Inputs					Q _n Register		Outputs	
	PL	CE	CP	DS	D0-D7	Q0	Q1-Q6	Q7	Q7
Parallel Load	L	X	X	X	L	L	L-L	L	H
	L	X	X	X	H	H	H-H	H	L
Serial Shift	H	L	⌋	l	X	L	Q ₀ -Q ₅	Q ₆	Q ₆
	H	L	⌋	h	X	H	Q ₀ -Q ₅	Q ₆	Q ₆
Hold "Do Nothing"	H	H	X	X	X	Q ₀	Q ₁ -Q ₆	Q ₇	Q ₇

H = HIGH voltage level
h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.
L = LOW voltage level.
l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.
q_n = Lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition.
X = Don't care.
⌋ = LOW-to-HIGH clock transition.

CD54/74HC165 CD54/74HCT165

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC165/CD54HC165										CD74HCT165/CD54HCT165								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max		Min	Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to										
			6	4.2	—	—	4.2	—	4.2	—	—	5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5									V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to			0.8	—	0.8	—	0.8	—		
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OIH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}										V	
	or		4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—			
	CMOS Loads V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}											
TTL Loads	V _{IL}										V _{IL}											
	or	-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—		V	
	V _{IH}	-5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}											
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}										V	
	or		4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1		
	CMOS Loads V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}										
TTL Loads	V _{IL}										V _{IL}											
	or	4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4		V	
	V _{IH}	5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}											
input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
DS, D0 to D7	0.35
CP, PL	0.65

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC165 CD54/74HCT165

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{CC} + 0.5V)	±20mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{CC} + 0.5V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{CC} + 0.5V)	±25mA
DC V _{CC} OR GROUND CURRENT (I _{CC})	±50mA
POWER DISSIPATION PER PACKAGE (P _o):	
For T _A = -40 to +60° C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 8 mW/° C to 300 mW
For T _A = -55 to +100° C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125° C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/° C to 300 mW
For T _A = -40 to +70° C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125° C (PACKAGE TYPE M)	Derate Linearly at 6 mW/° C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H	-55 to +125° C
PACKAGE TYPE E, M	-40 to +85° C
STORAGE TEMPERATURE (T _{stg})	-65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300° C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _i , V _o	0	V _{CC}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	° C
CD54 Types	-55	+125	° C
Input Rise and Fall Times t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	C _L (pF)	SYMBOL	TYPICAL		UNITS
			HC	HCT	
Propagation Delay					
CP to Q7	15	t _{PHL}	13	17	ns
\overline{P} L to Q7	15	t _{PLH}	14	17	ns
D7 to Q7	15		12	14	ns
Power Dissipation Capacitance*	—	C _{PD}	17	24	pF

*C_{PD} is used to determine the dynamic power consumption, per package.

P_D = C_{PD} V_{CC}² f_i + Σ (C_L V_{CC}² f_o) where:

f_i = input frequency

f_o = output frequency

C_L = output load capacitance.

V_{CC} = supply voltage.

CD54/74HC165 CD54/74HCT165


PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CP Pulse Width	t _{WL} t _{WH}	2	80	--	--	--	100	--	--	--	120	--	--	ns	
		4.5	16	--	18	--	20	--	23	--	24	--	27		--
		6	14	--	--	--	17	--	--	--	20	--	--		
$\overline{\text{PL}}$ Pulse Width	t _{WL}	2	80	--	--	--	100	--	--	--	120	--	--	ns	
		4.5	16	--	20	--	20	--	25	--	24	--	30		--
		6	14	--	--	--	17	--	--	--	20	--	--		
Set-up Time DS to CP	t _{SU}	2	80	--	--	--	100	--	--	--	120	--	--	ns	
		4.5	16	--	20	--	20	--	25	--	24	--	30		--
		6	14	--	--	--	17	--	--	--	20	--	--		
$\overline{\text{CE}}$ to CP	t _{SU(L)}	2	80	--	--	--	100	--	--	--	120	--	--	ns	
		4.5	16	--	20	--	20	--	25	--	24	--	30		--
		6	14	--	--	--	17	--	--	--	20	--	--		
D0-D7 to $\overline{\text{PL}}$	t _{SU}	2	80	--	--	--	100	--	--	--	120	--	--	ns	
		4.5	16	--	20	--	20	--	25	--	24	--	30		--
		6	14	--	--	--	17	--	--	--	20	--	--		
Hold Time DS to CP or CE	t _H	2	35	--	--	--	45	--	--	--	55	--	--	ns	
		4.5	7	--	7	--	9	--	9	--	11	--	11		--
		6	6	--	--	--	8	--	--	--	9	--	--		
$\overline{\text{CE}}$ to CP	t _H	2	0	--	--	--	0	--	--	--	0	--	--	ns	
		4.5	0	--	0	--	0	--	0	--	0	--	0		--
		6	0	--	--	--	0	--	--	--	0	--	--		
Recovery Time $\overline{\text{PL}}$ to CP	t _{REC}	2	100	--	--	--	125	--	--	--	150	--	--	ns	
		4.5	20	--	20	--	25	--	25	--	30	--	30		--
		6	17	--	--	--	21	--	--	--	26	--	--		
Maximum Clock Pulse Frequency	f _{MAX}	2	6	--	--	--	5	--	--	--	4	--	--	MHz	
		4.5	30	--	27	--	24	--	22	--	20	--	18		--
		6	35	--	--	--	28	--	--	--	24	--	--		

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r=6 ns)


CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS	
			HC		HCT		74HC		74HCT		54HC		54HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay CP or $\overline{\text{CE}}$ to Q7 or $\overline{\text{Q7}}$	t _{PLH} t _{PHL}	2	--	165	--	--	--	205	--	--	--	250	--	--	ns	
		4.5	--	33	--	40	--	41	--	50	--	50	--	60		--
		6	--	28	--	--	--	35	--	--	--	43	--	--		
$\overline{\text{PL}}$ to Q7 or $\overline{\text{Q7}}$	t _{PLH} t _{PHL}	2	--	175	--	--	--	220	--	--	--	265	--	--	ns	
		4.5	--	35	--	40	--	44	--	50	--	53	--	60		--
		6	--	30	--	--	--	37	--	--	--	45	--	--		
D7 to Q7 or $\overline{\text{Q7}}$	t _{PLH} t _{PHL}	2	--	150	--	--	--	190	--	--	--	225	--	--	ns	
		4.5	--	30	--	35	--	38	--	44	--	45	--	53		--
		6	--	26	--	--	--	33	--	--	--	38	--	--		
Output Transition Time	t _{TLH} t _{THL}	2	--	75	--	--	--	95	--	--	--	110	--	--	ns	
		4.5	--	15	--	15	--	19	--	19	--	22	--	22		--
		6	--	13	--	--	--	16	--	--	--	19	--	--		
Input Capacitance	C _I	--	--	--	--	--	--	--	--	--	--	--	--	pF		
		--	--	10	--	10	--	10	--	10	--	10	--		--	
		--	--	--	--	--	--	--	--	--	--	--	--			

CD54/74HC165 CD54/74HCT165




(a) SERIAL-SHIFT MODE

92CS-38539




(b) PARALLEL-LOAD MODE

92CS-38540




(c) PARALLEL-LOAD MODE

92CS-38541




(d) PARALLEL-LOAD MODE


92CS-38542



(e) SERIAL-SHIFT MODE



(f) SERIAL-SHIFT MODE



(g) SERIAL-SHIFT, CLOCK-INHIBIT MODE


92CM-38543R2

	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 2 — Switching waveforms for the CD54/74HC165 and the CD54/74HCT165

CD54/74HC166 CD54/74HCT166

High-Speed CMOS Logic



TERMINAL ASSIGNMENT

8-Bit Parallel-In/Serial-Out Shift Register

Type Features:

- Buffered inputs
- Typical $f_{MAX} = 50 \text{ MHz}$ @ $V_{CC} = 5V$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ C$

The RCA-CD54/74HC166 and CD54/74HCT166 8-bit shift register is fabricated with silicon gate CMOS technology. It possesses the low power consumption of standard CMOS integrated circuits, and can operate at speeds comparable to the equivalent low power Schottky device.

The CD54/74HCT166 is functionally as well as pin compatible with the standard 54LS/74LS166.

The 166 is an 8-bit shift register that has fully synchronous serial or parallel data entry selected by an active LOW Parallel Enable (\overline{PE}) input. When the \overline{PE} is LOW one setup time before the LOW-to-HIGH clock transition, parallel data is entered into the register. When \overline{PE} is HIGH, data is entered into internal bit position Q_0 from Serial Data Input (DS), and the remaining bits are shifted one place to the right ($Q_0 \rightarrow Q_1 \rightarrow Q_2$, etc.) with each positive-going clock transition. For expansion of the register in parallel to serial converters, the Q_7 output is connected to the DS input of the succeeding stage.

The clock input is a gated OR structure which allows one input to be used as an active LOW Clock Enable (\overline{CE}) input. The pin assignment for the CP and \overline{CE} inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of \overline{CE} input should only take place while the CP is HIGH for predictable operation.


A LOW on the Master Reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all bit positions to a LOW state.

The CD54HC166 and CD54HCT166 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC166 and CD74HCT166 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:


- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $NIL = 30\%$, $NIH = 30\%$ of V_{CC} ;
@ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_1 \leq 1 \mu A$ @ V_{OL} , V_{OH}

CD54/74HC166 CD54/74HCT166



92CL-37095R2

Fig. 1 - Logic diagram.



92CS-37096R1

Fig. 2 - Functional diagram.

TRUTH TABLE

Inputs					Parallel	Internal Q States		Output Q7
Master Reset	Parallel Enable	Clock Enable	Clock	Serial		D0 D7	Q0 Q1	
L	X	X	X	X	X	L L	L	
H	X	L	L	X	X	Q00 Q10	Q0	
H	L	L	↗	X	a . . . h	a b	h	
H	H	L	↗	H	X	H Q0n	Q6n	
H	H	L	↗	L	X	L Q0n	Q6n	
H	X	H	↗	X	X	Q00 Q10	Q70	

H = high level (steady state).

L = low level (steady state).

X = irrelevant (any input, including transitions).

↗ = transition from low to high level.

a . . . h = the level of steady-state input at inputs D0 thru D7, respectively.

Q00, Q10, Q70 = the level of Q0, Q1, or Q7, respectively, before the indicated steady-state input conditions were established.

Q0n, Q6n = the level of Q0 or Q6, respectively, before the most recent ↑ transition of the clock.

CD54/74HC166 CD54/74HCT166

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC166/CD54HC166										CD74HCT166/CD54HCT166								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES			54HCT TYPES		
	V_i V	I_o mA	V_{cc} V	+25°C			-40/ +85°C		-55/ +125°C			V_i V	V_{cc} V	+25°C			-40/ +85°C			-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max		Min	Max	
High-Level Input Voltage V_{ih}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage V_{il}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V_{oh}	V_{ih}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V_{ih}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
or			4.5	4.4	—	—	4.4	—	4.4	—	or											
CMOS Loads	V_{ih}		6	5.9	—	—	5.9	—	5.9	—	V_{oh}											
TTL Loads	V_{ih}									V_{ih}												
	V_{ih}									V_{ih}												
	V_{ih}									V_{ih}												
	V_{ih}									V_{ih}												
Low-Level Output Voltage V_{ol}	V_{il}	0.02	2	—	—	0.1	—	0.1	—	0.1	V_{il}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
or			4.5	—	—	0.1	—	0.1	—	0.1	or											
CMOS Loads	V_{il}		6	—	—	0.1	—	0.1	—	0.1	V_{ol}											
TTL Loads	V_{il}									V_{il}												
	V_{il}									V_{il}												
	V_{il}									V_{il}												
Input Leakage Current I_i	V_{cc} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V_{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I_{cc}	V_{cc} or Gnd	0	6	—	—	8	—	80	—	160	V_{cc} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI_{cc}^*											$V_{cc}-2.1$	4.5 to 5.5	— —	100 360	— —	450 —	— —	490 —	— —	490 —	μA	

*For dual-supply systems theoretical worst case ($V_i = 2.4$ V, $V_{cc} = 5.5$ V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
DS, D0-D7	0.2
PE	0.35
CP, \bar{CE}	0.5
MR	0.2

*Unit Load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC166 CD54/74HCT166

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):		
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{CC} + 0.5V)	±20mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{CC} + 0.5V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{CC} + 0.5V)	±25mA
DC V _{CC} OR GROUND CURRENT (I _{CC})	±50mA
POWER DISSIPATION PER PACKAGE (P _D):		
For T _A = -40 to +60° C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100° C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125° C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70° C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125° C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):		
PACKAGE TYPE F, H	-55 to +125° C
PACKAGE TYPE E, M	-40 to +85° C
STORAGE TEMPERATURE (T _{stg})	-65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300° C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For T _A = Full Package Temperature Range) V _{CC} :* CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _{IN} , V _{OUT}	0	V _{CC}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	C _L pF	Typical		Units
		HC	HCT	
Propagation Delay- Clock to Q	t _{PLH} t _{PHL}	15	13 17	ns
Maximum Clock Frequency	f _{MAX}	15	50	50
Power Dissipation Capacitance*	C _{PD}	—	41	41

*C_{PD} is used to determine the dynamic power consumption, per package.

$P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_o)$ where:
 f_i=input frequency
 f_o=output frequency
 C_L=output load capacitance
 V_{CC}=supply voltage

CD54/74HC166 CD54/74HCT166


PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Frequency f_{max} Fig. 3	V _{CC} = 2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	V _{CC} = 4.5	30	—	25	—	25	—	20	—	20	—	16	—	
	V _{CC} = 6	35	—	—	—	29	—	—	—	23	—	—	—	
MR Pulse Width t_w Fig. 4	V _{CC} = 2	100	—	—	—	125	—	—	—	150	—	—	—	ns
	V _{CC} = 4.5	20	—	35	—	25	—	44	—	30	—	53	—	
	V _{CC} = 6	17	—	—	—	21	—	—	—	26	—	—	—	
Clock Pulse Width t_w Fig. 3	V _{CC} = 2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	V _{CC} = 4.5	16	—	20	—	20	—	25	—	24	—	30	—	
	V _{CC} = 6	14	—	—	—	17	—	—	—	20	—	—	—	
Set-up Time t_{su} Data and \overline{CE} to Clock, Fig. 5, 6	V _{CC} = 2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	V _{CC} = 4.5	16	—	16	—	20	—	20	—	24	—	24	—	
	V _{CC} = 6	14	—	—	—	17	—	—	—	20	—	—	—	
Hold Time t_H Data to Clock, Fig. 5	V _{CC} = 2	1	—	—	—	1	—	—	—	1	—	—	—	ns
	V _{CC} = 4.5	1	—	0	—	1	—	0	—	1	—	0	—	
	V _{CC} = 6	1	—	0	—	1	—	—	—	1	—	—	—	
Removal Time t_{REM} \overline{MR} to Clock Fig. 4	V _{CC} = 2	0	—	—	—	0	—	—	—	0	—	—	—	ns
	V _{CC} = 4.5	0	—	0	—	0	—	0	—	0	—	0	—	
	V _{CC} = 6	0	—	—	—	0	—	—	—	0	—	—	—	
Set-up Time t_{su} \overline{PE} to CP Fig. 6	V _{CC} = 2	145	—	—	—	180	—	—	—	220	—	—	—	ns
	V _{CC} = 4.5	29	—	30	—	36	—	38	—	44	—	45	—	
	V _{CC} = 6	25	—	—	—	31	—	—	—	38	—	—	—	
Hold Time t_H \overline{PE} to CP or \overline{CE} Fig. 6	V _{CC} = 2	0	—	—	—	0	—	—	—	0	—	—	—	ns
	V _{CC} = 4.5	0	—	0	—	0	—	0	—	0	—	0	—	
	V _{CC} = 6	0	—	—	—	0	—	—	—	0	—	—	—	

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_i, t_r = 6 ns)


CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay t_{PLH} Clock to Output t_{PHL} Fig. 3	V _{CC} = 2	—	160	—	—	—	200	—	—	—	240	—	—	ns
	V _{CC} = 4.5	—	32	—	40	—	40	—	50	—	48	—	60	
	V _{CC} = 6	—	27	—	—	—	34	—	—	—	41	—	—	
Output Transition Time t_{TLH} t_{THL} Fig. 3	V _{CC} = 2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	V _{CC} = 4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	V _{CC} = 6	—	13	—	—	—	16	—	—	—	19	—	—	
Propagation Delay t_{PHL} \overline{MR} to Output Fig. 4	V _{CC} = 2	—	160	—	—	—	200	—	—	—	240	—	—	ns
	V _{CC} = 4.5	—	32	—	40	—	40	—	50	—	48	—	60	
	V _{CC} = 6	—	27	—	—	—	34	—	—	—	41	—	—	
Input Capacitance C_i			10		10		10		10		10		10	pF

CD54/74HC166 CD54/74HCT166




	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3.0 V
V_S	50% V_{CC}	1.3 V

Fig. 3 - Clock pre-requisite times and propagation and output transition times.




	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3.0 V
V_S	50% V_{CC}	1.3 V

Fig. 4 - Master reset pre-requisite times and propagation delays.



	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3.0 V
V_S	50% V_{CC}	1.3 V

Fig. 5 - Data pre-requisite times.




	54/74 HC	54/74 HCT
INPUT LEVEL	V_{CC}	3.0 V
V_S	50% V_{CC}	1.3 V

Fig. 6 - Parallel enable or clock enable pre-requisite times.

CD54/74HC173 CD54/74HCT173

High-Speed CMOS Logic



Quad D-Type Flip-Flop, 3-State Positive-Edge Triggered

Type Features:

- 3-state buffered outputs
- gated input and output enables

The RCA CD54/74HC173 and CD54/74HCT173 high speed 3-STATE QUAD D TYPE FLIP-FLOPS are fabricated with silicon gate CMOS technology. They possess the low power consumption of standard CMOS Integrated circuits, and can operate at speeds comparable to the equivalent low power Schottky devices. The buffered outputs can drive 15 LSTTL loads. The large output drive capability and 3-STATE feature make these parts ideally suited for interfacing with bus lines in bus oriented systems.


The four D TYPE FLIP-FLOPS operate synchronously from a common clock. The outputs are in the 3-STATE mode when either of the two output disable pins are at the logic "1" level. The input ENABLES allow the flip-flops to remain in their present states without having to disrupt the clock. If either of the 2 input ENABLES are taken to a logic "1" level, the Q outputs are fed back to the inputs, forcing the flip flops to remain in the same state. Reset is enabled by taking the MASTER RESET (MR) input to a logic "1" level. The data outputs change state on the positive going edge of the clock.

The CD54/74HCT173 logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC173 and CD54HCT173 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC173 and D74HCT173 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs — 10 LSTTL Loads
Bus Driver Outputs — 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC173 CD54/74HCT173





Fig. 1 — Logic diagram for the CD54/74HC/HCT173.



Flip-Flop Detail

TRUTH TABLE

MR	Inputs				Output Q
	CP	Data Enable		Data D	
		E1	E2		
H	X	X	X	X	L
L	L	X	X	X	Q ₀
L	↕	H	X	X	Q ₀
L	↕	X	H	X	Q ₀
L	↕	L	L	L	L
L	↕	L	L	H	H

When either OE1 or OE2 (or both) is (are) high the output is disabled to the high-impedance state, however, sequential operation of the flip-flops is not affected.

H = high level (steady state) X = don't care (any input including transitions)
 L = low level (steady state) Q₀ = the level of Q before the indicated steady-state
 ↕ = low-to-high level transition input conditions were established.

CD54/74HC173 CD54/74HCT173

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 35 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 70 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{STG})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times, t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC173 CD54/74HCT173

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC173/CD54HC173										CD74HCT173/CD54HCT173								UNITS	
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	
			6	4.2	—	—	4.2	—	4.2	—	—	5.5								
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—
			6	—	—	1.8	—	1.8	—	1.8	—	5.5								
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}									V
			4.5	4.4	—	—	4.4	—	4.4	—	—	4.5	4.4	—	—	4.4	—	4.4	—	
CMOS Loads			6	5.9	—	—	5.9	—	5.9	—	—	V _{IH}								
TTL Loads (Bus Driver)	V _{IL} or V _{IH}										V _{IL} or V _{IH}									V
		-6	4.5	3.98	—	—	3.84	—	3.7	—	—	4.5	3.98	—	—	3.84	—	3.7	—	
		-7.8	6	5.48	—	—	5.34	—	5.2	—	—	V _{IH}								
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}									V
			4.5	—	—	0.1	—	0.1	—	0.1	—	—	4.5	—	—	0.1	—	0.1	—	0.1
CMOS Loads			6	—	—	0.1	—	0.1	—	0.1	—	—	V _{IH}							
TTL Loads (Bus Driver)	V _{IL} or V _{IH}										V _{IL} or V _{IH}									V
		6	4.5	—	—	0.26	—	0.33	—	0.4	—	—	4.5	—	—	0.26	—	0.33	—	0.4
		7.8	6	—	—	0.26	—	0.33	—	0.4	—	—	V _{IH}							
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd									μA
			6	—	—	±0.1	—	±1	—	±1	—	5.5	—	—	±0.1	—	±1	—	±1	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd									μA
			6	—	—	8	—	80	—	160	—	5.5	—	—	8	—	80	—	160	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1		4.5 to 5.5	—	100	360	—	450	—	490
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _{CC} =V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	V _{IL} or V _{IH}									μA
			6	—	—	±0.5	—	±5.0	—	±10	—	5.5	—	—	±0.5	—	±5.0	—	±10	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
D0-D3	0.15
E1 & E2	0.15
CP	0.25
MR	0.2
OE1 & OE2	0.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC173 CD54/74HCT173

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL		UNITS	
		HC	HCT		
Propagation Delay, Clock to Q	t_{PLH} t_{PHL}	15	17	18	ns
Propagation Delay, Output Disable and Enable to Q	t_{PLZ} t_{PHZ}	15	12	12	ns
	t_{PZL} t_{PZH}	15	12	14	ns
Maximum Clock Frequency	f_{max}	—	60	60	MHz
Power Dissipation Capacitance*	C_{PD}	—	29	34	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$P_D = C_{PD} V_{CC}^2 f_i + \Sigma C_L V_{CC}^2 f_o$ where: f_i = input frequency, f_o = output frequency,
 C_L = output load capacitance, V_{CC} = supply voltage.

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION V_{CC} V	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency f_{max} Fig. 3	2	6	—	—	5	—	—	—	4	—	—	—	MHz	
	4.5	30	—	20	24	—	16	—	20	—	13	—		
	6	35	—	—	28	—	—	—	24	—	—	—		
MR Pulse Width t_w Fig. 4	2	80	—	—	100	—	—	—	120	—	—	—	ns	
	4.5	16	—	15	20	—	19	—	24	—	22	—		
	6	14	—	—	17	—	—	—	20	—	—	—		
Clock Pulse Width t_w Fig. 3	2	80	—	—	100	—	—	—	120	—	—	—	ns	
	4.5	16	—	25	20	—	31	—	24	—	38	—		
	6	14	—	—	17	—	—	—	20	—	—	—		
Set-up Time Data to Clock Fig. 5 t_{SU}	2	60	—	—	75	—	—	—	90	—	—	—	ns	
	4.5	12	—	12	15	—	15	—	18	—	18	—		
	6	10	—	—	13	—	—	—	15	—	—	—		
Set-up Time \bar{E} to Clock t_{SU}	2	60	—	—	75	—	—	—	90	—	—	—	ns	
	4.5	12	—	18	15	—	23	—	18	—	27	—		
	6	10	—	—	13	—	—	—	15	—	—	—		
Hold Time Data to Clock Fig. 5 t_H	2	3	—	—	3	—	—	—	3	—	—	—	ns	
	4.5	3	—	0	3	—	0	—	3	—	0	—		
	6	3	—	—	3	—	—	—	3	—	—	—		
Hold Time \bar{E} to Clock t_H	2	0	—	—	0	—	—	—	0	—	—	—	ns	
	4.5	0	—	0	0	—	0	—	0	—	0	—		
	6	0	—	—	0	—	—	—	0	—	—	—		
Removal Time MR to Clock t_{REM}	2	60	—	—	75	—	—	—	90	—	—	—	ns	
	4.5	12	—	12	15	—	15	—	18	—	18	—		
	6	10	—	—	13	—	—	—	15	—	—	—		

CD54/74HC173 CD54/74HCT173

SWITCHING CHARACTERISTICS ($V_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS	
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay	t_{PLH}	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
Clock to Output	t_{PHL}	4.5	—	40	—	43	—	50	—	54	—	60	—	65	
Fig. 3		6	—	34	—	—	—	43	—	—	—	51	—	—	
Propagation Delay		2	—	175	—	—	—	220	—	—	—	265	—	—	ns
MR to Output	t_{PHL}	4.5	—	35	—	37	—	44	—	46	—	53	—	56	
Fig. 4		6	—	30	—	—	—	37	—	—	—	45	—	—	
Propagation Delay, Output Enable to Q	t_{PLZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t_{PHZ}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Fig. 6															
Output Transition Time	t_{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	t_{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
Fig. 3		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C_o	—	—	20	—	20	—	20	—	20	—	20	—	20	pF




Fig. 3 — Clock to output delays and clock pulse width.




Fig. 5 — Data set-up and hold times.

	CD54/74HC	CD54/74HCT
Input Level	V_{CC}	3 V
V_s	$0.5 V_{CC}$	1.3 V




Fig. 4 — Master reset pulse width, Master reset to output delay and master reset to clock recovery time.





Fig. 6 — Transition times and propagation delay times.

CD54/74HC174 CD54/74HCT174

High-Speed CMOS Logic



Hex D-Type Flip-Flop with Reset Positive-Edge Triggered

Type Features:

- Buffered Positive-Edge-Triggered Clock
- Asynchronous Common Reset

The RCA-CD54/74HC174 and CD54/74HCT174 are edge triggered flip-flops which utilize silicon gate CMOS circuitry to implement D-type flip-flops. They possess low power and speeds comparable to low power Schottky TTL circuits. The devices contain 6 master-slave flip-flops with a common clock and common reset. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The MR input, when low, sets all outputs to a low state.

Each output can drive 10 low power Schottky TTL equivalent loads. The CD54/74HCT174 is functionally as well as pin compatible to the 54LS174/74LS174.

The CD54HC174 and CD54HCT174 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC174 and CD74HCT174 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs — 10 LSTTL Loads
Bus Driver Outputs — 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ;
@ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V \text{ max.}$, $V_{IH} = 2 V \text{ Min.}$
CMOS Input Compatibility
 $I_I \leq 1 \mu A @ V_{OL}, V_{OH}$




Fig. 1 — Logic diagram (Flip/Flop detail)

CD54/74HC174 CD54/74HCT174

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < $V_o < V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}): ± 50 mA

POWER DISSIPATION PER PACKAGE (P_o):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$

PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$



STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$


LEAD TEMPERATURE (DURING SOLDERING):


At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ\text{C}$

**TRUTH TABLE
(EACH FLIP-FLOP)**

INPUTS			OUTPUTS
RESET (MR)	CLOCK CP	DATA D_n	Q_n
L	X	X	L
H		H	H
H		L	L
H	L	X	Q_o

H = High Level (Steady State)
L = Low Level (Steady State)
X = Irrelevant
 Transition from Low to High Level
 Q_o = Level Before the Indicated Steady-State Input Conditions were established



**TOP VIEW
TERMINAL ASSIGNMENT**

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) V_{CC} .* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ\text{C}$
Input Rise and Fall Times, t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC174

CD54/74HCT174

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC174/CD54HC174										CD74HCT174/CD54HCT174										UNITS	
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5										V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	—	—	
			6	4.2	—	—	4.2	—	4.2	—	—	5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5										V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	0.8	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—		4.5	3.98	—	—	3.84	—	3.7	—	—	—	
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	6	5.9	—	—	5.9	—	5.9	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1		4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	
TTL Loads	V _{IL} or V _{IH}	4 5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
CP	0.80
MR	0.55
D	0.15

*Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC174 CD54/74HCT174

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS	
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Clock Pulse Width Fig. 3	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	t_w	4.5	16	—	20	—	20	—	25	—	24	—	30	—	
	t_w	6	14	—	—	—	17	—	—	—	20	—	—	—	
$\overline{\text{MR}}$ Pulse Width Fig. 4	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	t_w	4.5	16	—	25	—	20	—	31	—	24	—	38	—	
	t_w	6	14	—	—	—	17	—	—	—	20	—	—	—	
Setup Time Data to Clock Fig. 5	t_{SU}	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
	t_{SU}	4.5	12	—	16	—	15	—	20	—	18	—	24	—	
	t_{SU}	6	10	—	—	—	13	—	—	—	15	—	—	—	
Hold Time Data to Clock Fig. 5	t_H	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
	t_H	4.5	5	—	5	—	5	—	5	—	5	—	5	—	
	t_H	6	5	—	—	—	5	—	—	—	5	—	—	—	
Removal Time $\overline{\text{MR}}$ to Clock Fig. 4	t_{rem}	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
	t_{rem}	4.5	5	—	12	—	5	—	15	—	5	—	18	—	
	t_{rem}	6	5	—	—	—	5	—	—	—	5	—	—	—	
Clock Frequency f_{max}	f_{max}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	f_{max}	4.5	30	—	25	—	24	—	20	—	20	—	17	—	
	f_{max}	6	35	—	—	—	28	—	—	—	24	—	—	—	

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r, t_f = 6 \text{ ns}$)


CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS	
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay Clock to Q Fig. 3	t_{PLH}	2	—	165	—	—	—	205	—	—	—	250	—	—	ns
	t_{PHL}	4.5	—	33	—	40	—	41	—	50	—	50	—	60	
	t_{PHL}	6	—	28	—	—	—	35	—	—	—	43	—	—	
Propagation Delay $\overline{\text{MR}}$ to Q Fig. 4	t_{PLH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t_{PHL}	4.5	—	30	—	44	—	38	—	55	—	45	—	66	
	t_{PHL}	6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time Fig. 6	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	t_{THL}	6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance C_{IN}	C_{IN}		—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC174 CD54/74HCT174

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	C _L (pF)	Typical Values		UNITS
		HC	HCT	
Propagation Delay — Clock to Q Fig.3	t _{PLH} t _{PHL}	15	13 17	ns
Propagation Delay — MR to Q Fig. 4	t _{PLH} t _{PHL}	15	12 18	ns
Power Dissipation Capacitance*	C _{PD}	—	38 44	pF


*C_{PD} is used to determine the dynamic power consumption, per flip-flop.
 $P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_o)$ where: f_i = input frequency, f_o = output frequency,
 C_L = output load capacitance, V_{CC} = supply voltage



92CS-37198

	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V


Fig. 3 — Propagation delay times and clock pulse width.



92CS-38444

	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V


Fig. 4 — Prerequisite and propagation delay times for master reset.



92CS-36954R1

	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V


Fig. 5 — Pre



92CS-38443

Fig. 6 — Transition times.

High-Speed CMOS Logic



92CM-36950R1
FUNCTIONAL DIAGRAM

Quad D Flip-Flop with Reset

Type Features:

- Common Clock and Asynchronous Reset on four D-Type Flip-Flops
- Positive-edge pulse triggering
- Complementary Outputs
- Buffered Inputs
- Typical $f_{MAX} = 50 \text{ MHz}$ @ $V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ \text{ C}$

The RCA CD54/74HC175 and the CD54/74HCT175 are high speed Quad D-Type Flip-Flops with individual D-inputs and Q, \bar{Q} complementary outputs. The devices are fabricated using silicon gate CMOS technology. They have the low power consumption advantage of standard CMOS ICs and the ability to drive 10 LSTTL devices.

Information at the D input is transferred to the Q and \bar{Q} outputs on the positive-going edge of the clock pulse. All four Flip-Flops are controlled by a common clock (CP) and a common reset (\bar{MR}). Resetting is accomplished by a low voltage level independent of the clock. All four Q outputs are reset to a logic 0 and all four \bar{Q} outputs to a logic 1.

The CD54HC175 and CD54HCT175 are supplied in 16-lead dual-in-line ceramic packages (F suffix) and the CD74HC175 and CD74HCT175 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ \text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}




Fig. 1 - Logic block diagram.

92CM-36949R1

CD54/74HC175 CD54/74HCT175

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR V_i < -0.5 V OR V_i > V_{CC} + 0.5V) ±20mA

DC OUTPUT CURRENT, I_{OK} (FOR V_o < -0.5 V OR V_o > V_{CC} + 0.5V) ±20mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < V_o < V_{CC} + 0.5V) ±25mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ±50mA

POWER DISSIPATION PER PACKAGE (P_D):
For T_A = -40 to +60° C (PACKAGE TYPE E) 500 mW
For T_A = +60 to +85° C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW
For T_A = -55 to +100° C (PACKAGE TYPE F, H) 500 mW
For T_A = +100 to +125° C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW
For T_A = -40 to +70° C (PACKAGE TYPE M) 400 mW
For T_A = +70 to +125° C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):
PACKAGE TYPE F, H -55 to +125° C
PACKAGE TYPE E, M -40 to +85° C

STORAGE TEMPERATURE (T_{STG}) -65 to +150° C

LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)
with solder contacting lead tips only +300° C

RECOMMENDED OPERATING CONDITIONS:
For maximum reliability, nominal conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For T _A = Full Package Temperature Range) V _{CC} :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage V _{IN} , V _{OUT}	0	V _{CC}	V
Operating Temperature T _A : CD74 Types CD54 Types	-40 -55	+85 +125	°C °C
Input Rise and Fall Times, t _r , t _f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns

*Unless otherwise specified, all voltages are referenced to Ground.

**TRUTH TABLE
(EACH FLIP-FLOP)**


INPUTS			OUTPUTS	
RESET (MR)	CLOCK CP	DATA D _n	Q _n	\overline{Q}_n
L	X	X	L	H
H		H	H	L
H		L	L	H
H	L	X	Q ₀	\overline{Q}_0

H = High Level (Steady State)
L = Low Level (Steady State)
X = Irrelevant

= Transition from Low to High Level

Q₀, \overline{Q}_0 = Levels Before the Indicated Steady-State

Input Conditions were Established



92CS-36822

TERMINAL ASSIGNMENT

CD54/74HC175 CD54/74HCT175

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC175/CD54HC175										CD74HCT175/CD54HCT175								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	5.5	to	—	—	—	—	—	—	—	—	V	
			6	4.2	—	—	4.2	—	4.2	—	5.5	to	—	—	—	—	—	—	—	—	V	
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5	to	—	—	0.8	—	0.8	—	0.8	V	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5	to	—	—	0.8	—	0.8	—	0.8	V	
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
CMOS Loads	V _{IL} or V _{IH}		4.5	4.4	—	—	4.4	—	4.4	—	V _{IL} or V _{IH}	5.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5 6	3.98 5.48	— —	— —	3.84 5.34	— —	3.7 5.2	— —	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	3.7	V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads	V _{IL} or V _{IH}		4.5	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	5.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5 6	— —	— —	0.26 0.26	— —	0.33 0.33	— —	0.4 0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	— —	100 360	— —	450 —	— —	490 —	— —	490 —	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
\overline{MR}	1.0
D	0.15
CP	0.6

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC175 CD54/74HCT175

PRE-REQUISITE FOR SWITCHING FUNCTION 54/74HC SERIES AND 54/74HCT SERIES

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS	
		25° C				-40° C to +85° C				-55° C to +125° C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Clock Pulse Width Fig. 3	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	t_w	4.5	16	—	20	—	20	—	25	—	24	—	30	—	
	t_w	6	14	—	—	—	17	—	—	—	20	—	—	—	
\overline{MR} Pulse Width Fig. 4	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	t_w	4.5	16	—	20	—	20	—	25	—	24	—	30	—	
	t_w	6	14	—	—	—	17	—	—	—	20	—	—	—	
Setup Time Data to Clock Fig. 5	t_{SU}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	t_{SU}	4.5	16	—	20	—	20	—	25	—	24	—	30	—	
	t_{SU}	6	14	—	—	—	17	—	—	—	20	—	—	—	
Hold Time Data to Clock Fig. 5	t_H	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
	t_H	4.5	5	—	5	—	5	—	5	—	5	—	5	—	
	t_H	6	5	—	—	—	5	—	—	—	5	—	—	—	
Removal Time \overline{MR} to Clock Fig. 4	t_{REM}	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
	t_{REM}	4.5	5	—	5	—	5	—	5	—	5	—	5	—	
	t_{REM}	6	5	—	—	—	5	—	—	—	5	—	—	—	
Clock Frequency	f_{max}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	f_{max}	4.5	30	—	25	—	25	—	20	—	20	—	16	—	
	f_{max}	6	35	—	—	—	29	—	—	—	23	—	—	—	

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS	
		25° C				-40° C to +85° C				-55° C to +125° C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay Clock to Q or \overline{Q} Fig. 3	t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PHL}	4.5	—	35	—	33	—	44	—	41	—	53	—	50	
	t_{PHL}	6	—	30	—	—	—	37	—	—	—	45	—	—	
Propagation Delay \overline{MR} to Q or \overline{Q} Fig. 4	t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PHL}	4.5	—	35	—	35	—	44	—	44	—	53	—	53	
	t_{PHL}	6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Transition Time Fig. 6	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	t_{THL}	6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC175 CD54/74HCT175


SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{ C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L pF	Typical		Units
		HC	HCT	
Propagation Delay- Clock to Q or \bar{Q} , Fig. 3	t_{PLH} t_{PHL}	15	13	ns
Propagation Delay \overline{MR} to Q or \bar{Q} , Fig. 4	t_{PHL} t_{PLH}	15	17	ns
Power Dissipation Capacitance*	C_{PD}	—	67	pF

* C_{PD} is used to determine the dynamic power consumption, per flip-flop.

$$PD = C_{PD}V_{CC}2f_i + \sum CLV_{CC}2f_o \quad \text{where } f_i = \text{input frequency, } f_o = \text{output frequency,}$$


$CL = \text{output load capacitance, } V_{CC} = \text{supply voltage}$



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_S	50% V_{CC}	1.3 V

92CS-36951


Fig. 3 - Propagation delay times and clock pulse width.



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_S	50% V_{CC}	1.3 V

92CS-36952


Fig. 4 - Pre-requisite and propagation delay times for master reset.



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_S	50% V_{CC}	1.3 V

92CS-36954R1

Fig. 5 - Pre-requisite for clock.




92CS-36953

Fig. 6 - Transition times.

CD54/74HC181 CD54/74HCT181

High-Speed CMOS Logic

4-Bit Arithmetic Logic Unit



**FUNCTIONAL DIAGRAM
ACTIVE-HIGH DATA**

Type Features:

- Full look-ahead carry for speed operations on long words
- Generates 16 logic functions of two Boolean variables
- Generates 16 arithmetic functions of two 4-bit binary words
- A = B comparator output available (open drain)
- Ripple-carry input and output available
- Available in both narrow- and wide-body plastic packages

The RCA CD54/74HC181 and CD54/74HCT181 are low-power four-bit parallel arithmetic logic units (ALU) capable of providing 16 binary arithmetic operations on two four-bit words and 16 logical functions of two Boolean variables. The mode control input M selects logical (M=High) or arithmetic (M=Low) operation. The four select inputs (S0, S1, S2, and S3) select the desired logical or arithmetic functions, which include AND, OR, NAND, NOR, and exclusive-OR and -NOR in the logic mode, and addition, subtraction, decrement, left-shift and straight transfer in the arithmetic mode, according to the truth table. The HC/HCT181 operation may be interpreted with either active-low or active-high data at the A and B word inputs and the function outputs, by using the appropriate truth table.


The HC/HCT181 contains logic for full look-ahead carry operation for fast-carry generation using the carry-generate and carry-propagate outputs G and P for the four bits of the HC/HCT181. Use of the HC/HCT182 look-ahead carry generator in conjunction with multiple HC/HCT181s permits high-speed arithmetic operations on long words. A ripple-carry output C_{n+4} is available for use in systems where speed is not of primary importance.

Also included in these devices is a comparator output A = B, which assumes a high level whenever the two four-bit input words A and B are equal and the device is in the subtract mode. A=B is an open-drain output that can be wire-AND connected to give a comparison for more than 4 bits. In addition, relative magnitude information may be derived from the carry-in input C_n and ripple carry-out output C_{n+4} by placing the unit in the subtract mode and externally decoding using the information in the Magnitude Comparison table.

The CD54HC181 and CD54HCT181 are supplied in 24-lead dual-in-line frit-seal ceramic packages (F suffix). The CD74HC181 and CD74HCT181 are supplied in 24-lead dual-in-line, narrow-body plastic packages (E suffix), in 24-lead dual-in-line, wide-body plastic packages (G suffix), and in 24-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to +85° C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity:
 $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ; @ $V_{CC}=5 V$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL}=0.8 V \text{ max.}$, $V_{IH}=2 V \text{ min.}$
CMOS input compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



**FUNCTIONAL DIAGRAM
ACTIVE-LOW DATA**

CD54/74HC181 CD54/74HCT181




Fig. 1 - Logic diagram.

FUNCTION TABLES

Function Select		Inputs/Outputs Active High				
		Logic Function	Arithmetic Function M = L			
S3	S2	S1	S0	M = H	C _n =H (no carry)	C _n =L (with carry)
L	L	L	L	\bar{A}	A	A plus 1
L	L	L	H	$\bar{A} + \bar{B}$	A + B	(A + B) plus 1
L	L	H	L	$\bar{A}B$	A + \bar{B}	(A + \bar{B}) plus 1
L	L	H	H	Logic 0	minus 1(2's compl.)	Zero
L	H	L	L	$\bar{A}B$	A plus AB	A plus $\bar{A}B$ plus 1
L	H	L	H	\bar{B}	(A + B) plus $\bar{A}B$	(A+B)plus $\bar{A}B$ plus1
L	H	H	L	$A \oplus B$	A minus B minus 1	A minus B
L	H	H	H	$\bar{A}\bar{B}$	$\bar{A}\bar{B}$ minus 1	$\bar{A}\bar{B}$
H	L	L	L	$\bar{A} + B$	A plus AB	A plus AB plus 1
H	L	L	H	$A \oplus B$	A plus B	A plus B plus 1
H	L	H	L	B	(A + \bar{B}) plus AB	(A+ \bar{B})plusABplus1
H	L	H	H	AB	AB minus 1	AB
H	H	L	L	Logic 1	A plus A*	A plus A plus 1
H	H	L	H	$A + \bar{B}$	(A + B) plus A	(A+B) plus A plus 1
H	H	H	L	A + B	(A + \bar{B}) plus A	(A+ \bar{B}) plus A plus 1
H	H	H	H	A	A minus 1	A

Function Select		Inputs/Outputs Active Low				
		Logic Function	Arithmetic Function M = L			
S3	S2	S1	S0	M = H	C _n =L (no carry)	C _n =H (with carry)
L	L	L	L	\bar{A}	A minus 1	A
L	L	L	H	$\bar{A}\bar{B}$	AB minus 1	AB
L	L	H	L	$\bar{A} + B$	$\bar{A}\bar{B}$ minus 1	$\bar{A}\bar{B}$
L	L	H	H	Logic 1	minus 1(2's compl.)	Zero
L	H	L	L	$\bar{A} + \bar{B}$	A plus (A + \bar{B})	A plus (A+ \bar{B}) plus 1
L	H	L	H	\bar{B}	AB plus (A + B)	ABplus(A+ \bar{B})plus1
L	H	H	L	$A \oplus B$	A minus B minus 1	A minus B
L	H	H	H	$A + \bar{B}$	A + \bar{B}	(A + \bar{B}) plus 1
H	L	L	L	$\bar{A}B$	A plus (A + B)	A plus (A+B) plus 1
H	L	L	H	$A \oplus B$	A plus B	A plus B plus 1
H	L	H	L	B	$\bar{A}\bar{B}$ plus (A + B)	$\bar{A}\bar{B}$ plus(A+B)plus1
H	L	H	H	A + B	A + B	(A + B) plus 1
H	H	L	L	Logic 0	A plus A*	A plus A plus 1
H	H	L	H	$\bar{A}\bar{B}$	AB plus A	AB plus A plus 1
H	H	H	L	AB	$\bar{A}\bar{B}$ plus A	$\bar{A}\bar{B}$ plus A plus 1
H	H	H	H	A	A	A plus 1

H = High Level L = Low Level

* Each bit is shifted to the next more significant position.

CD54/74HC181 CD54/74HCT181

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{cc}):	-0.5 to +7 V
(Voltages referenced to ground)	
DC INPUT DIODE CURRENT, I _{IK} (FOR V _I < -0.5 V OR V _I > V _{cc} +0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _O < -0.5 V OR V _O > V _{cc} +0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _O < V _{cc} +0.5 V)	±25 mA
DC V _{cc} OR GROUND CURRENT (I _{cc})	±50 mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F,H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F,H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F,H	-55 to +125°C
PACKAGE TYPE E,M	-40 to +85°C
STORAGE TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V _I , V _O	0	V _{cc}	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t _r , t _f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

MAGNITUDE COMPARISON TABLE

Active - High Data			Active - Low Data		
Input C _n	Output C _{n+4}	Magnitude	Input C _n	Output C _{n+4}	Magnitude
1	1	A ≤ B	0	0	A ≤ B
0	1	A < B	1	0	A < B
1	0	A > B	0	1	A > B
0	0	A ≥ B	1	1	A ≥ B

1 = High Level
0 = Low Level



TOP VIEW
92CS-40202

TERMINAL ASSIGNMENT

CD54/74HC181 CD54/74HCT181

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC181/CD54HC181										CD74HCT181/CD54HCT181										UNITS
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V _i V	I _o mA	V _{cc} V	+25°C			-40/ +85°C		-55/ +125°C		V _i V	V _{cc} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max		
High-Level Input Voltage	V _{IH}		2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to 5.5									
			6	4.2	—	—	4.2	—	4.2	—											
Low-Level Input Voltage	V _{IL}		2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to 5.5									
			6	—	—	1.8	—	1.8	—	1.8	—										
High-Level Output Voltage	V _{OH}	V _{IL} or -0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or 4.5	4.5	4.4	—	—	4.4	—	4.4	—	V	
CMOS Loads		V _{IH}	6	5.9	—	—	5.9	—	5.9	—	V _{IH}										
TTL Loads		V _{IL} or -4	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or 4.5	4.5	3.98	—	—	3.84	—	3.7	—	V	
		V _{IH}	-5.2	6	5.48	—	—	5.34	—	5.2	V _{IH}										
Low-Level Output Voltage	V _{OL}	V _{IL} or 0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or 4.5	4.5	—	—	0.1	—	0.1	—	0.1	V	
CMOS Loads		V _{IH}	6	—	—	0.1	—	0.1	—	0.1	V _{IH}										
TTL Loads		V _{IL} or 4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or 4.5	4.5	—	—	0.26	—	0.33	—	0.4	V	
		V _{IH}	5.2	6	—	—	0.26	—	0.33	—	V _{IH}										
Input Leakage Current	I _i	V _{cc} or Gnd	6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current	I _{cc}	V _{cc} or Gnd	0	6	—	—	8	—	80	—	160	V _{cc} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{cc} *										V _{cc} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA	

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
S0-S3	1
All A and B (Data)	0.75
M, C _n	0.5

*Unit Load is ΔI_{cc} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC181

CD54/74HCT181

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{ C}$, Input $t_r, t_f=6\text{ ns}$)

CHARACTERISTIC		C_L (pF)	TYPICAL VALUES		UNITS	
			HC	HCT		
SUM Mode	Propagation Delay: t_{PLH}, t_{PHL}				ns	
	A_n or B_n to C_{n+4}	15	19	22		
	A_n or B_n to G	15	18	23		
	A_n or B_n to P	15	14	17		
	A_n or B_n to F_n	15	19	24		
DIFFERENCE Mode	A_n or B_n to C_{n+4}	15	20	23		
	A_n or B_n to G	15	18	23		
	A_n or B_n to P	15	14	17		
	A_n or B_n to F_n	15	20	24		
	A_n or B_n to $A = B$	15	21	25		
LOGIC Mode	A_n or B_n to F_n	15	19	23		
SUM and	C_n to C_{n+4}	15	13	18		
DIFFERENCE Mode	C_n to F_n	15	17	20		
Power Dissipation Capacitance*		C_{PD}	—	120	140	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$$

where f_i = input frequency
 f_o = output frequency
 C_L = output load capacitance
 V_{CC} = supply voltage.

AC Test Setup Reference (Active-Low Data)

Test Delay Times	AC Paths		DC Data Inputs		Mode*
	Inputs	Outputs	To Gnd	To VCC	
SUM _{IN} to SUM _{OUT}	$\overline{B0}$	Any \overline{F}	$\overline{B1}, \overline{B2}, \overline{B3}, M, C_n$	All \overline{A} 's	ADD
SUM _{IN} to \overline{P}	$\overline{A0}$	\overline{P}	$\overline{A1}, \overline{A2}, \overline{A3}, M, C_n$	All \overline{B} 's	ADD
SUM _{IN} to \overline{G}	$\overline{B0}$	\overline{G}	All \overline{A} 's, M, C_n	$\overline{B1}, \overline{B2}, \overline{B3}$	ADD
SUM _{IN} to C_{n+4}	$\overline{B0}$	C_{n+4}	All \overline{A} 's, M, C_n	$\overline{B1}, \overline{B2}, \overline{B3}$	ADD
C_n to SUM _{OUT}	C_n	Any \overline{F}	All \overline{A} 's, M	All \overline{B} 's	ADD
C_n to C_{n+4}	C_n	C_{n+4}	All \overline{A} 's, M	All \overline{B} 's	ADD
SUM _{IN} to $A = B$	$\overline{B0}$	$A = B$	All \overline{A} 's, $\overline{B1}, \overline{B2}, \overline{B3}, M$	C_n	SUBTRACT
SUM _{IN} to SUM _{OUT} (Logic Mode)	All \overline{B} 's	Any \overline{F}	All \overline{A} 's, C_n	M	EXCLUSIVE-OR

*ADD Mode: S0, S3 = V_{CC} ; S1, S2 = Gnd.

SUBTRACT Mode: S0, S3 = Gnd; S1, S2 = V_{CC} .


CD54/74HC181 CD54/74HCT181

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r = 6 ns)

CHARACTERISTIC	V _{CC} (V)	LIMITS												UNITS	
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, SUM Mode	t _{PLH}	2	—	225	—	—	—	280	—	—	—	345	—	—	ns
	t _{PHL}	4.5	—	45	—	53	—	56	—	66	—	69	—	80	
	A _n or B _n to C _{n+4}	6	—	38	—	—	—	48	—	—	—	59	—	—	
A _n or B _n to G	t _{PLH}	2	—	210	—	—	—	265	—	—	—	315	—	—	
	t _{PHL}	4.5	—	42	—	54	—	53	—	53	—	63	—	63	
	A _n or B _n to P	6	—	36	—	—	—	45	—	—	—	54	—	—	
A _n or B _n to P	t _{PLH}	2	—	170	—	—	—	215	—	—	—	255	—	—	
	t _{PHL}	4.5	—	34	—	41	—	43	—	51	—	51	—	62	
	A _n or B _n to F _n	6	—	29	—	—	—	37	—	—	—	43	—	—	
Propagation Delay, DIFFERENCE Mode	t _{PLH}	2	—	230	—	—	—	290	—	—	—	345	—	—	
	t _{PHL}	4.5	—	46	—	58	—	58	—	58	—	69	—	69	
	A _n or B _n to C _{n+4}	6	—	39	—	—	—	49	—	—	—	59	—	—	
A _n or B _n to G	t _{PLH}	2	—	235	—	—	—	285	—	—	—	355	—	—	
	t _{PHL}	4.5	—	47	—	55	—	59	—	69	—	71	—	83	
	A _n or B _n to C _{n+4}	6	—	40	—	—	—	50	—	—	—	60	—	—	
A _n or B _n to G	t _{PLH}	2	—	215	—	—	—	270	—	—	—	325	—	—	
	t _{PHL}	4.5	—	43	—	54	—	54	—	54	—	65	—	65	
	A _n or B _n to P	6	—	37	—	—	—	46	—	—	—	55	—	—	
A _n or B _n to P	t _{PLH}	2	—	170	—	—	—	215	—	—	—	255	—	—	
	t _{PHL}	4.5	—	34	—	40	—	43	—	50	—	51	—	60	
	A _n or B _n to F _n	6	—	29	—	—	—	37	—	—	—	43	—	—	
A _n or B _n to F _n	t _{PLH}	2	—	235	—	—	—	295	—	—	—	355	—	—	
	t _{PHL}	4.5	—	47	—	57	—	59	—	71	—	71	—	86	
	A _n or B _n to A=B	6	—	40	—	—	—	50	—	—	—	60	—	—	
A _n or B _n to A=B	t _{PLH}	2	—	245	—	—	—	305	—	—	—	370	—	—	
	t _{PHL}	4.5	—	49	—	60	—	61	—	75	—	74	—	90	
	A _n or B _n to F _n	6	—	42	—	—	—	52	—	—	—	63	—	—	
Propagation Delay, LOGIC Mode	t _{PLH}	2	—	230	—	—	—	290	—	—	—	345	—	—	
	t _{PHL}	4.5	—	46	—	54	—	58	—	68	—	69	—	81	
	A _n or B _n to F _n	6	—	39	—	—	—	49	—	—	—	59	—	—	
Propagation Delay, SUM & DIFF. Modes	t _{PHL}	2	—	165	—	—	—	205	—	—	—	250	—	—	
	t _{PLH}	4.5	—	33	—	42	—	41	—	53	—	50	—	63	
	C _n to C _{n+4}	6	—	28	—	—	—	35	—	—	—	43	—	—	
C _n to F _n	t _{PLH}	2	—	200	—	—	—	250	—	—	—	300	—	—	
	t _{PHL}	4.5	—	40	—	48	—	50	—	56	—	60	—	68	
	A _n or B _n to F _n	6	—	34	—	—	—	43	—	—	—	51	—	—	
Output Transition Time	t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	
	t _{TLH}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	A _n or B _n to F _n	6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC182 CD54/74HCT182

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

The RCA-CD54/74HC182 and CD54/74HCT182 carry look-ahead generators are high-speed silicon-gate CMOS devices and are pin compatible with low-power Schottky TTL (LSTTL).

The CD54/74HC/HCT182 accept up to four pairs of active LOW carry propagate ($\overline{P}_0, \overline{P}_1, \overline{P}_2, \overline{P}_3$) and carry generate ($\overline{G}_0, \overline{G}_1, \overline{G}_2, \overline{G}_3$) signals and an active HIGH carry input (C_n). The devices provide anticipated active HIGH carries ($C_{n+x}, C_{n+y}, C_{n+z}$) across four groups of binary adders. The HC/HCT182 also has active LOW carry propagate (\overline{P}) and carry generate (\overline{G}) outputs which may be used for further levels of look ahead.

The logic equations provided at the outputs are:

$$C_{n+x} = P_0 C_n$$

$$C_{n+y} = G_1 + P_1 G_0 + P_1 P_0 C_n$$

$$C_{n+z} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n$$

$$\overline{G} = \overline{G}_3 + P_3 \overline{G}_2 + P_3 P_2 \overline{G}_1 + P_3 P_2 P_1 \overline{G}_0$$

$$\overline{P} = \overline{P}_3 P_2 P_1 P_0$$

The CD54/74HC/HCT182 can also be used with binary ALUs in an active LOW or active HIGH input operand mode. The connections to and from the ALU to the carry look-ahead generator are identical in both cases.

The CD54HC182 and CD54HCT182 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC182 and CD74HCT182 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).


Look-Ahead Carry Generator

Type Features:

- Provides carry look-ahead across a group of four ALU s
- Multi-level look-ahead for high-speed arithmetic operation over long word length

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High noise immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL input logic compatibility
 $V_{IL} = 0.8 V \text{ max.}$, $V_{IH} = 2 V \text{ Min.}$
CMOS input compatibility
 $I_i \leq 1 \mu A @ V_{OL}, V_{OH}$



TERMINAL ASSIGNMENT

CD54/74HC182 CD54/74HCT182




Fig. 1 - Logic diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

CD54/74HC182

CD54/74HCT182

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range) V_{CC} .* CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i , V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t_r , t_f at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

FUNCTION TABLE

INPUTS									OUTPUTS				
C_n	G_0	P_0	G_1	P_1	G_2	P_2	G_3	P_3	C_{n+x}	C_{n+y}	C_{n+z}	G	P
X L X H	H H L X	H X X L							L L H H				
X X L X X H	X H H X L X	X H X X X L	H H H L X X	H X X L L L						L L L H H H			
X X X L X X X H	X X H H X L L X	X X H X X X X L	X H H H X X L X	X H X X X L L L	H H H H L X X X	H X X X X L L L					L L L H H H		
	X X X H X X X L		X X H H X X L X	X H H X X X X L	X H H H X L X X	X H X X X L L L	H H H H L X X X	H X X X X L L L				H H H L L L L	
		H X X X L		X H X X L		X X H X L		X X X H L					H H H L

H = HIGH voltage level

L = LOW voltage level

X = don't care

CD54/74HC182 CD54/74HCT182

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC182/CD54HC182										CD74HCT182/CD54HCT182								UNITS				
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES					
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C					
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max			
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
				4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
				6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	—	V
				4.5	—	—	1.35	—	1.35	—	1.35	—											
				6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage	V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads				4.5	4.4	—	—	4.4	—	4.4	—												
				6	5.9	—	—	5.9	—	5.9	—												
TTL Loads		V _{IL} or V _{IH}	-4 -5.2	4.5 6	3.98 5.48	—	—	3.84 5.34	—	3.7 5.2	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—			V
Low-Level Output Voltage	V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads				4.5	—	—	0.1	—	0.1	—	0.1												
				6	—	—	0.1	—	0.1	—	0.1												
TTL Loads		V _{IL} or V _{IH}	4 5.2	4.5 6	— —	— —	0.26 0.26	— —	0.33 0.33	— —	0.4 0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—		V
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current	I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
P ₀ , P ₁ , P ₂ , G ₀ , G ₁	1.5
P ₃ , G ₂ , C _n	1.25
G ₃	0.3

* Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC182 CD54/74HCT182

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	C _L (pF)	TYPICAL VALUES		UNITS	
		HC	HCT		
Propagation Delay Time:					
P _n to P	t _{PHL} , t _{PLH}	15	9	11	ns
C _n to any output	t _{PHL} , t _{PLH}	15	12	17	
P _n to any output	t _{PHL} , t _{PLH}	15	12	13	
G _n to any output	t _{PHL} , t _{PLH}	15	11	13	
Power Dissipation Capacitance *	C _{PD}	—	66	72	pF

* C_{PD} is used to determine the dynamic power consumption, per package.


$$P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_o)$$

where: f_i = input frequency
 f_o = output frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	TEST CONDITIONS	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, t _{PLH} t _{PHL} P _n to P	2	—	120	—	—	—	150	—	—	—	180	—	—	ns
	4.5	—	24	—	28	—	30	—	35	—	36	—	42	
	6	—	20	—	—	—	26	—	—	—	31	—	—	
C _n to any output	2	—	150	—	—	—	190	—	—	—	225	—	—	
	4.5	—	30	—	40	—	38	—	50	—	45	—	60	
	6	—	26	—	—	—	33	—	—	—	38	—	—	
P _n to any output	2	—	145	—	—	—	180	—	—	—	220	—	—	
	4.5	—	29	—	33	—	36	—	41	—	36	—	50	
	6	—	25	—	—	—	31	—	—	—	31	—	—	
G _n to any output	2	—	135	—	—	—	170	—	—	—	205	—	—	
	4.5	—	27	—	32	—	34	—	40	—	41	—	48	
	6	—	23	—	—	—	29	—	—	—	35	—	—	
Transition Time	t _{TLH}	2	—	75	—	—	95	—	—	—	110	—	—	
	t _{THL}	4.5	—	15	—	15	19	—	19	—	22	—	22	
		6	—	13	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i		—	10	—	10	—	10	—	10	—	10	pF	

CD54/74HC182
CD54/74HCT182




	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 2 - Transition times and propagation delay times.

CD54/74HC190, CD54/74HCT190 CD54/74HC191, CD54/74HCT191

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Pre-settable Synchronous 4-Bit Up/Down Counters

CD54/74HC/HCT190 BCD Decade Counter
CD54/74HC/HCT191 Binary Counter

Type Features:

- Synchronous counting and asynchronous loading
- Two outputs for n-bit cascading
- Look-ahead carry for high-speed counting

The RCA-CD54/74HC/HCT190/191 are asynchronously pre-settable BCD Decade and Binary Up/Down synchronous counters, respectively.

Pre-setting the counter to the number on preset data inputs (P0-P3) is accomplished by a Low asynchronous parallel load input (\overline{PL}). Counting occurs when \overline{PL} is high, Count Enable (\overline{CE}) is low, and the Up/Down ($\overline{U/D}$) input is either low for up-counting or high for down-counting. The counter is incremented or decremented synchronously with the low-to-high transition of the clock.


When an overflow or underflow of the counter occurs the Terminal Count output (TC), which is low during counting, goes high and remains high for one clock cycle. This output can be used for look-ahead carry in high-speed cascading (see Fig. 6). The TC output also initiates the Ripple Clock (\overline{RC}) output which, normally high, goes low and remains low for the low-level portion of the clock pulse. These counters can be cascaded using the Ripple Clock output as shown in Fig. 7.

If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it will return to the normal sequence in one or two counts as shown in state diagrams.

The CD54HC/HCT190 and the CD54HC/HCT191 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT190 and the CD74HC/HCT191 are supplied in a 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). The CD54/74HC/HCT190 and the CD54/74HC/HCT191 are also supplied in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



92CS-3852I

HC/HCT190, HC/HCT191 TERMINAL ASSIGNMENT

CD54/74HC190, CD54/74HCT190 CD54/74HC191, CD54/74HCT191




Fig. 1 - Logic diagram for HC/HCT190 (continued on next page).




Fig. 2 - Logic diagram for HC/HCT191 (continued on next page).

CD54/74HC190, CD54/74HCT190 CD54/74HC191, CD54/74HCT191




Fig. 1 - Logic diagram for HC/HCT190 (continued from previous page).




Fig. 2 - Logic diagram for HC/HCT191 (continued from previous page).

CD54/74HC190, CD54/74HCT190 CD54/74HC191, CD54/74HCT191




Fig. 3 - Flip-flop cell for HC/HCT190 and HC/HCT191.

TRUTH TABLE

Inputs				Function
PL	CE	U/D	CP	
H	L	L	⌄	Count Up
H	L	H	⌄	Count Down
L	X	X	X	Asyn. Preset
H	H	X	X	No Change

Note:
 U/D or CE should be changed only when clock is high. ⌄ Low-to-high clock transition.
 X = Don't care.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):		
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{CC} +0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{CC} +0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _o < V _{CC} +0.5 V)	±25 mA
DC V _{CC} OR GROUND CURRENT, (I _{CC})	±50 mA
POWER DISSIPATION PER PACKAGE (P _D):		
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):		
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C
STORAGE TEMPERATURE (T _{STG})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V _I , V _O	0	V _{CC}	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t _r , t _f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC190, CD54/74HCT190 CD54/74HC191, CD54/74HCT191

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC190/CD54HC190 CD74HC191/CD54HC191										CD74HCT190/CD54HCT190 CD74HCT191/CD54HCT191								UNITS			
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE				
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to										
			6	4.2	—	—	4.2	—	4.2	—	—	5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5		—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to										
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}	-4	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	3.7	V	
			6	5.48	—	—	5.34	—	5.2	—												
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}	4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
			5.2	6	—	—	0.26	—	0.33	—	0.4											
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
P0-P3	0.4
CP	1.5
PL	1.5
U/D	1.2
CE	1.5

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC190, CD54/74HCT190 CD54/74HC191, CD54/74HCT191

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Setup Time P _n to \overline{PL} \overline{CE} to CP $\overline{U/D}$ to CP	t _{su}	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
		4.5	12	—	12	—	15	—	15	—	18	—	18	—	
		6	10	—	—	—	13	—	—	—	15	—	—	—	
		2	60	—	—	—	75	—	—	—	90	—	—	—	
		4.5	12	—	12	—	15	—	15	—	18	—	18	—	
		6	10	—	—	—	13	—	—	—	15	—	—	—	
		2	90	—	—	—	115	—	—	—	135	—	—	—	
		4.5	18	—	18	—	23	—	23	—	27	—	27	—	
		6	15	—	—	—	20	—	—	—	23	—	—	—	
Hold Time P _n to \overline{PL} \overline{CE} to CP $\overline{U/D}$ to CP	t _h	2	2	—	—	—	2	—	—	—	2	—	—	—	ns
		4.5	2	—	2	—	2	—	2	—	2	—	2	—	
		6	2	—	—	—	2	—	—	—	2	—	—	—	
		2	2	—	—	—	2	—	—	—	2	—	—	—	
		4.5	2	—	2	—	2	—	2	—	2	—	2	—	
		6	2	—	—	—	2	—	—	—	2	—	—	—	
		2	0	—	—	—	0	—	—	—	0	—	—	—	
		4.5	0	—	0	—	0	—	0	—	0	—	0	—	
		6	0	—	—	—	0	—	—	—	0	—	—	—	
Maximum Frequency*	f _{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
		4.5	30	—	30	—	25	—	25	—	20	—	20	—	
		6	35	—	—	—	29	—	—	—	23	—	—	—	
Recovery Time	t _{REC}	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
		4.5	12	—	12	—	15	—	15	—	18	—	18	—	
		6	10	—	—	—	13	—	—	—	15	—	—	—	
CP Pulse Width	t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
\overline{PL} Pulse Width	t _w	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	

*Applies to non-cascaded operation only. With cascaded counters clock-to-terminal count propagation delays, count enable (\overline{CE})-to-clock set-up times, and count enable (\overline{CE})-to-clock hold times determine max. clock frequency. For example, with these HC devices:

$$f_{\max}(\text{CP}) = \frac{1}{\text{CP-to-TC prop. delay} + \overline{\text{CE-to-CP setup}} + \overline{\text{CE-to-CP Hold}}} = \frac{1}{42 + 12 + 2} \approx 18 \text{ MHz}$$

CD54/74HC190, CD54/74HCT190 CD54/74HC191, CD54/74HCT191

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	TYPICAL VALUES				UNITS	
		HC		HCT			
		190	191	190	191		
Propagation Delay ($C_L = 15\text{ pF}$)	t_{PLH} t_{PHL}	\overline{PL} to Q_n	16	16	17	17	ns
P_n to Q_n		14	14	16	16		
CP to Q_n		14	14	14	14		
CP to \overline{RC}		10	10	11	11		
CP to TC		18	18	18	18		
$\overline{U/D}$ to \overline{RC}		12	12	12	12		
$\overline{U/D}$ to TC		13	13	16	16		
\overline{CE} to \overline{RC}		10	10	11	11		
Power Dissipation Capacitance	C_{PD}^*	59	55	78	68	pF	

* C_{PD} is used to determine the power consumption, per package.


$PD = C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_o)$ where: f_i =input frequency f_o =output frequency C_L =output load capacitance V_{CC} =supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay \overline{PL} to Q_n	t_{PLH}	2	—	195	—	—	—	245	—	—	—	295	—	—	ns
	t_{PHL}	4.5	—	39	—	40	—	49	—	50	—	59	—	60	
		6	—	33	—	—	—	42	—	—	—	50	—	—	
P_n to Q_n	t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PHL}	4.5	—	35	—	38	—	44	—	48	—	53	—	57	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
CP to Q_n	t_{PLH}	2	—	170	—	—	—	215	—	—	—	255	—	—	ns
	t_{PHL}	4.5	—	34	—	35	—	43	—	44	—	51	—	53	
		6	—	29	—	—	—	37	—	—	—	43	—	—	
CP to \overline{RC}	t_{PLH}	2	—	125	—	—	—	155	—	—	—	190	—	—	ns
	t_{PHL}	4.5	—	25	—	27	—	31	—	34	—	38	—	41	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
CP to TC	t_{PLH}	2	—	210	—	—	—	265	—	—	—	315	—	—	ns
	t_{PHL}	4.5	—	42	—	42	—	53	—	53	—	63	—	63	
		6	—	36	—	—	—	45	—	—	—	54	—	—	
$\overline{U/D}$ to \overline{RC}	t_{PLH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t_{PHL}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
$\overline{U/D}$ to TC	t_{PLH}	2	—	165	—	—	—	205	—	—	—	250	—	—	ns
	t_{PHL}	4.5	—	33	—	38	—	41	—	48	—	50	—	57	
		6	—	28	—	—	—	35	—	—	—	43	—	—	
\overline{CE} to \overline{RC}	t_{PLH}	2	—	125	—	—	—	155	—	—	—	190	—	—	ns
	t_{PHL}	4.5	—	25	—	27	—	31	—	34	—	38	—	41	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
Output Transition Time Q_n , TC, \overline{RC}	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF


CD54/74HC190, CD54/74HCT190 CD54/74HC191, CD54/74HCT191

TIMING DIAGRAMS




Sequence:
 (1) Load (preset) to BCD seven (3) Inhibit
 (2) Count up to eight, nine, zero, one and two (4) Count down to one, zero, nine, eight, and seven

Fig. 4 - HC/HCT190 decade counters typical load, count, and inhibit sequences.




Sequence:
 (1) Load (preset) to binary thirteen (3) Inhibit
 (2) Count up to fourteen, fifteen, zero, one, and two (4) Count down to one, zero, fifteen, fourteen, and thirteen

Fig. 5 - HC/HCT191 binary counters typical load, count, and inhibit sequences.




92CS-38400

Fig. 6 - Synchronous n-stage counter with parallel gated Terminal Count.




92CM-38401

Fig. 7 - Synchronous n-stage counter using ripple clock.



NOTE: ILLEGAL STATES IN BCD COUNTERS CORRECTED IN ONE COUNT.




NOTE: ILLEGAL STATES IN BCD COUNTERS CORRECTED IN ONE OR TWO COUNTS.

92CM-40338

Fig. 8 - HC/HCT190 State Diagrams.

CD54/74HC190, CD54/74HCT190 CD54/74HC191, CD54/74HCT191



The shaded areas indicate when the input is permitted to change for predictable output performance


92 CL -38 403R3

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 9 - Transition, propagation delay, setup and hold, and recovery times.

CD54/74HC192, CD54/74HCT192 CD54/74HC193, CD54/74HCT193

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Presettable Synchronous 4-Bit Up/Down Counters

CD54/74HC/HCT192 BCD Decade Counter, Asynchronous Reset
CD54/74HC/HCT193 4-Bit Binary Counter, Asynchronous Reset

Type Features:

- Synchronous counting and asynchronous loading
- Two outputs for n-bit cascading
- Look-ahead carry for high-speed counting

The RCA-CD54/74HC/HCT192/193 are asynchronously presettable BCD Decade and Binary Up/Down synchronous counters, respectively.


Presetting the counter to the number on preset data inputs (P0-P3) is accomplished by a LOW asynchronous parallel load input (PL). The counter is incremented on the low-to-high transition of the Clock-Up input (and a high level on the Clock-Down input) and decremented on the low-to-high transition of the Clock-Down input (and a high level on the Clock-Up input). A high level on the MR input overrides any other input to clear the counter to its zero state. The Terminal Count Up (carry) goes low half a clock period before the zero count is reached and returns to a high level at the zero count. The Terminal Count Down (borrow) in the count down mode likewise goes low half a clock period before the maximum count (9 in the 192 and 15 in the 193) and returns to high at the maximum count. Cascading is effected by connecting the carry and borrow outputs of a less significant counter to the Clock-Up and Clock-Down inputs, respectively, of the next most significant counter.

If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it will return to the normal sequence in one count as shown in state diagram.

The CD54HC/HCT192 and the CD54HC/HCT193 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT192 and CD74HC/HCT193 are supplied in 16-lead plastic dual-in-line packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). The CD54/74HC/HCT192 and the CD54/74HC/HCT193 are also supplied in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC192, CD54/74HCT192 CD54/74HC193, CD54/74HCT193




Fig. 1 - Logic diagram for HC/HCT192.




Fig. 2 - CARRY logic cells for CD54/74HC/HCT192

CD54/74HC192, CD54/74HCT192 CD54/74HC193, CD54/74HCT193




Fig. 3 - Logic diagram for HC/HCT193.

92CL-38567R1




Fig. 4 - Logic diagram of flip-flops for HC/HCT192/193.

92CM-38568

TRUTH TABLE

Clock Up	Clock Down	Reset	Parallel Load	Function
↗	H	L	H	Count Up
H	↘	L	H	Count Down
X	X	H	X	Reset
X	X	L	L	Load Preset Inputs

↗ = low-to-high transition
x = don't care

CD54/74HC192, CD54/74HCT192 CD54/74HC193, CD54/74HCT193

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT, (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{STG})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, V_i, V_o	0	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	$+85$	$^\circ$ C
CD54 Types	-55	$+125$	$^\circ$ C
Input Rise and Fall Times, t_r, t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC192, CD54/74HCT192 CD54/74HC193, CD54/74HCT193

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC192/193/CD54HC192/193										CD74HCT192/193/CD54HCT192/193										UNITS	
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}		-4	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V	
			4.5	3.98	—	—	3.84	—	3.7	—												
			5.2	6	—	—	0.26	—	0.33	—	0.4											
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V	
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—											
			6	—	—	0.1	—	0.1	—	0.1	—											
TTL Loads	V _{IL} or V _{IH}		4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V	
			4.5	—	—	0.1	—	0.1	—	0.1	—											
			5.2	6	—	—	0.26	—	0.33	—	0.4											
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA	
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *												V _{CC} -2.1 to 5.5	—	100	360	—	450	—	490	μA		

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
P0-P3	0.4
MR	1.45
PL	0.85
CPU, CPD	1.45

*Unit load is Δ I_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC192, CD54/74HCT192 CD54/74HC193, CD54/74HCT193

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{ C}$, Input $t_r, t_f=6\text{ ns}$)

CHARACTERISTIC	SYMBOL	TYPICAL VALUES		UNITS
		HC	HCT	
Propagation Delay ($C_L = 15\text{ pF}$) CPU to TCU and CPD to TCD CPU; CPD to Qn PL to Qn MR to Qn	t_{PLH}	10	11	ns
	t_{PHL}	18	17	
		18	21	
		17	18	
Power Dissipation Capacitance	C_{PD}^*	40	50	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$$PD=C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_o) \text{ where:}$$

f_i =input frequency

f_o =output frequency

C_L =output load capacitance

V_{CC} =supply voltage

Pre-requisite for Switching Function

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Pulse Width: CPU, CPD 192 CPU, CPD 193	t_w	2	115	—	—	—	145	—	—	—	175	—	—	—	ns
		4.5	23	—	23	—	29	—	29	—	35	—	35	—	
		6	20	—	—	—	25	—	—	—	30	—	—	—	
		2	100	—	—	—	125	—	—	—	150	—	—	—	
		4.5	20	—	23	—	25	—	29	—	30	—	35	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
\overline{PL}	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
MR	t_w	2	100	—	—	—	125	—	—	—	150	—	—	—	
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
Setup Time Pn to \overline{PL}	t_{SU}	2	80	—	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	—	15	—	20	—	19	—	24	—	22		—
		6	14	—	—	—	17	—	—	—	20	—	—		—
Hold Time Pn to \overline{PL}	t_H	2	0	—	—	—	0	—	—	—	0	—	—	ns	
		4.5	0	—	0	—	0	—	0	—	0	—	0		—
		6	0	—	—	—	0	—	—	—	0	—	—		—
Hold Time CPD to CPU or CPU to CPD	t_H	2	80	—	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	—	16	—	20	—	20	—	24	—	24		—
		6	14	—	—	—	17	—	—	—	20	—	—		—
Recovery Time \overline{PL} to CPU, CPD	t_{REC}	2	80	—	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	—	15	—	20	—	19	—	24	—	22		—
		6	14	—	—	—	17	—	—	—	20	—	—		—
MR to CPU, CPD	t_{REC}	2	5	—	—	—	5	—	—	—	5	—	—	ns	
		4.5	5	—	5	—	5	—	5	—	5	—	5		—
		6	5	—	—	—	5	—	—	—	5	—	—		—
Maximum Frequency CPU, CPD 192 CPU, CPD 193	f_{MAX}	2	5	—	—	—	4	—	—	—	3	—	—	MHz	
		4.5	22	—	22	—	18	—	18	—	15	—	15		—
		6	24	—	—	—	21	—	—	—	18	—	—		—
		2	5	—	—	—	4	—	—	—	3	—	—		—
		4.5	25	—	22	—	20	—	18	—	17	—	15		—
		6	29	—	—	—	24	—	—	—	20	—	—		—

**CD54/74HC192, CD54/74HCT192
CD54/74HC193, CD54/74HCT193**


SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r,t_f=6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay CPU to $\overline{\text{TCU}}$	t _{PLH} t _{PHL}	2	—	125	—	—	—	155	—	—	—	190	—	—	ns
		4.5	—	25	—	27	—	31	—	34	—	38	—	41	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
CPD to $\overline{\text{TCD}}$		2	—	125	—	—	—	155	—	—	—	190	—	—	
		4.5	—	25	—	27	—	31	—	34	—	38	—	41	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
CPU to Qn		2	—	220	—	—	—	270	—	—	—	325	—	—	
		4.5	—	43	—	40	—	54	—	50	—	65	—	60	
		6	—	37	—	—	—	46	—	—	—	55	—	—	
CPD to Qn		2	—	220	—	—	—	270	—	—	—	325	—	—	
		4.5	—	43	—	40	—	54	—	50	—	65	—	60	
		6	—	37	—	—	—	46	—	—	—	55	—	—	
$\overline{\text{PL}}$ to Qn		2	—	220	—	—	—	275	—	—	—	330	—	—	
		4.5	—	44	—	46	—	55	—	58	—	66	—	69	
		6	—	37	—	—	—	47	—	—	—	56	—	—	
MR to Qn	t _{PHL}	2	—	200	—	—	—	250	—	—	—	300	—	—	
		4.5	—	40	—	43	—	50	—	54	—	60	—	65	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
Transition Time: Q, TCU, TCD	t _{THL} t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _I		—	10	—	10	—	10	—	10	—	10	—	pF	

CD54/74HC192, CD54/74HCT192 CD54/74HC193, CD54/74HCT193

Sequences:

- (1) Reset outputs to zero.
- (2) Load (preset) to BCD seven.
- (3) Count up to eight, nine, terminal count up, zero, one and two.
- (4) Count down to one, zero, terminal count down, nine, eight and seven.




(a) HC192 synchronous decade counters. Typical reset, preset and count sequences.

Sequences:

- (1) Reset outputs to zero.
- (2) Load (preset) to binary thirteen.
- (3) Count up to fourteen, fifteen, terminal count up, zero, one and two.
- (4) Count down to one, zero, terminal count down, fifteen, fourteen and thirteen.


- Note 1:** Master reset overrides load data and clock inputs
- Note 2:** When counting up, clock-down input must be high; when counting down, clock-up input must be high.




(b) HC193 synchronous binary counters. Typical reset, preset and count sequences.

Fig. 6 - Timing diagrams for the CD54/74HC/HCT192(a) and 193(b).

CD54/74HC192, CD54/74HCT192 CD54/74HC193, CD54/74HCT193




(a) Clock to output delays and clock pulse width.




92CM-38572


(b) Clock to terminal count delays.



(c) Parallel load pulse width, parallel load to output delays, and parallel load to clock recovery time.



(d) Master reset pulse width, master reset to output delay and master reset to clock recovery time.




92CM-38571RI

(e) Setup and hold times data to parallel load (PL).

	54/74HC	54/74HCT
Input Level	VCC	3 V
Switching Voltage, Vs	50% VCC	1.3 V

Fig. 5 - AC waveforms.

APPLICATION



92CM-38575

CASCADED UP/DOWN COUNTER WITH PARALLEL LOAD

CD54/74HC192, CD54/74HCT192
CD54/74HC193, CD54/74HCT193





Fig. 6 - HC/HCT192 State Diagram:

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

The RCA-CD54/74HC194 and CD54/74HCT194 are 4-bit shift registers with Asynchronous Master Reset (MR). In the parallel mode (S0 and S1 are high), data is loaded into the associated flip-flop and appears at the output after the positive transition of the clock input (CP). During parallel loading serial data flow is inhibited. Shift left and shift right are accomplished synchronously on the positive clock edge with serial data entered at the shift left (DSL) serial input for the shift right mode, and at the shift right (DSR) serial input for the shift left mode. Clearing the register is accomplished by a Low applied to the Master Reset (MR) pin.

The CD54HC/HCT194 devices are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT194 devices are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).


4-Bit Bidirectional Universal Shift Register

Type Features:

- Four Operating Modes: Shift Right, Shift Left, Hold and Reset
- Synchronous parallel or serial operation
- Typical $f_{MAX} = 60 \text{ MHz}$ @ $V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ \text{ C}$
- Asynchronous Master Reset

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ \text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_1 \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC194 CD54/74HCT194




Fig. 1 - Logic diagram for the CD54/74HC194 and CD54/74HCT194.




Fig. 2 - Detail of single Flip-Flop for the CD54/74HC194 and CD54/74HCT194.

TRUTH TABLE

Operating Mode	Inputs							Outputs			
	CP	MR	S ₁	S ₀	DSR	DSL	D _n	Q ₀	Q ₁	Q ₂	Q ₃
Reset (clear)	X	L	X	X	X	X	X	L	L	L	L
Hold (do nothing)	X	H	l(b)	l(b)	X	X	X	q ₀	q ₁	q ₂	q ₃
Shift Left	[Clock Transition]	H	h	l(b)	X	l	X	q ₁	q ₂	q ₃	L
		H	h	l(b)	X	h	X	q ₁	q ₂	q ₃	H
Shift Right	[Clock Transition]	H	l(b)	h	l	X	X	L	q ₀	q ₁	q ₂
		H	l(b)	h	h	X	X	H	q ₀	q ₁	q ₂
Parallel Load	[Clock Transition]	H	h	h	X	X	d _n	d ₀	d ₁	d ₂	d ₃

H = HIGH voltage level.

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level.

l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.

d_n (q_n) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition.

X = Don't care.

[Clock Transition] = LOW-to-HIGH clock transition.

NOTE: b. The HIGH-to-LOW transition of the S₀, and S₁ inputs on the 54/74194 should only take place while CP is HIGH for conventional operation.

CD54/74HC194 CD54/74HCT194

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):
(Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{ik} (FOR V_i < -0.5 V OR V_i > V_{cc} + 0.5V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{ok} (FOR V_o < -0.5 OR V_o > V_{cc} + 0.5 V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < V_o < V_{cc} + 0.5 V) ± 25 mA

DC V_{cc} OR GROUND CURRENT (I_{cc}): ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW

For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW

For T_A = -55 to +100°C (PACKAGE TYPE F, H) 500 mW

For T_A = +100 to +125°C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW

For T_A = -40 to +70°C (PACKAGE TYPE M) 400 mW

For T_A = +70 to +125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW

OPERATING -TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to +125°C

PACKAGE TYPE E, M -40 to + 85°C

STORAGE TEMPERATURE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C

Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only +300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{cc} .*			V
CD54/74HC Types	2	6	
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V _i , V _o	0	V _{cc}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	
CD54 Types	-55	+125	°C
Input Rise and Fall Times t _r , t _f			
at 2 V	0	1000	
at 4.5 V	0	500	ns
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC194 CD54/74HCT194

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC/54HC194										CD74HCT/54HCT194								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V _I V	I _o mA	V _{CC} V	+ 25° C			-40/ + 85° C		-55/ + 125° C		V _I V	V _{CC} V	+ 25° C			-40/ + 85° C		-55/ + 125° C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—		4.5									V	
			4.5	3.15	—	—	3.15	—	3.15	—		to	2	—	—	2	—	2	—			
			6	4.2	—	—	4.2	—	4.2	—	—	5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5		4.5									V	
			4.5	—	—	1.35	—	1.35	—	1.35		to	—	—	0.8	—	0.8	—	0.8	—		
			6	—	—	1.8	—	1.8	—	1.8		5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—		V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—		4.5	3.98	—	—	3.84	—	3.7	—		V	
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	6	5.9	—	—	5.9	—	5.9	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—		V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—		V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1		4.5	—	—	0.1	—	0.1	—	0.1	—		
TTL Loads	V _{IL} or V _{IH}	4 5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—		V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—		μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—		μA
Additional quiescent Device Current ΔI _{CC} * per input pin: 1 unit load											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—		μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
CP	0.6
\overline{MR}	0.55
DSL, DSR, Dn	0.25
Sn	1.10

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC194 CD54/74HCT194

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t₀, t_r = 6 ns)

CHARACTERISTIC	C _L pF	TYPICAL		UNIT
		HC	HCT	
Propagation Delay, Clock to Q	t _{PLH} t _{PHL}	15	15	ns
Maximum Clock Frequency	f _{MAX}	15	50	MHz
Power Dissipation Capacitance*	C _{PD}	—	60	pF

*C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_o) \text{ where:}$$

f_i = input frequency.

f_o = output frequency.

C_L = output load capacitance.

V_{CC} = supply voltage.


PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION V _{CC} V	LIMITS												UNITS
		25° C				-40° C to + 85° C				-55° C to + 125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Max. Clock Frequency f _{MAX} Fig. 3	2	6	—	—	5	—	—	—	4	—	—	—	MHz	
	4.5	30	—	27	24	—	22	—	20	—	18	—		
	6	35	—	—	28	—	—	—	23	—	—	—		
MR Pulse Width t _w Fig. 4	2	80	—	—	100	—	—	—	120	—	—	—	ns	
	4.5	16	—	16	20	—	20	—	24	—	24	—		
	6	14	—	—	17	—	—	—	20	—	—	—		
Clock Pulse Width t _w Fig. 3	2	80	—	—	100	—	—	—	120	—	—	—	ns	
	4.5	16	—	16	20	—	20	—	24	—	24	—		
	6	14	—	—	17	—	—	—	20	—	—	—		
Set-up time Data to Clock t _{SU} Fig. 5	2	70	—	—	90	—	—	—	105	—	—	—	ns	
	4.5	14	—	14	18	—	18	—	21	—	21	—		
	6	12	—	—	15	—	—	—	19	—	—	—		
Removal Time MR to Clock t _{REM} Fig. 4	2	60	—	—	75	—	—	—	90	—	—	—	ns	
	4.5	12	—	12	15	—	15	—	18	—	18	—		
	6	10	—	—	13	—	—	—	15	—	—	—		
Set-up Time S1, S0 to Clock t _{SU} Fig. 6	2	80	—	—	100	—	—	—	120	—	—	—	ns	
	4.5	16	—	20	20	—	25	—	24	—	30	—		
	6	14	—	—	17	—	—	—	20	—	—	—		
Set-up Time DSL, DSR to Clock t _{SU} Fig. 6	2	70	—	—	90	—	—	—	105	—	—	—	ns	
	4.5	14	—	14	18	—	18	—	21	—	21	—		
	6	12	—	—	15	—	—	—	18	—	—	—		
Hold Time S1, S0 to Clock t _H Fig. 6	2	0	—	—	0	—	—	—	0	—	—	—	ns	
	4.5	0	—	0	0	—	0	—	0	—	0	—		
	6	0	—	—	0	—	—	—	0	—	—	—		
Hold Time Data to Clock t _H Fig. 5	2	0	—	—	0	—	—	—	0	—	—	—	ns	
	4.5	0	—	0	0	—	0	—	0	—	0	—		
	6	0	—	—	0	—	—	—	0	—	—	—		

CD54/74HC194 CD54/74HCT194

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r, t_f = 6 \text{ ns}$)


CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25° C				-40° C to + 85° C				-55° C to + 125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay	t_{PLH}	2	175	—	—	220	—	—	265	—	—	—	—	ns
Clock to Output	t_{PHL}	4.5	35	37	44	46	53	56	—	—	—	—		
Fig. 3		6	30	—	37	—	45	—	—	—	—	—		
Output Transition	t_{TLH}	2	75	—	—	95	—	—	110	—	—	—	ns	
Time	t_{THL}	4.5	15	15	19	19	22	22	—	—	—	—		
Fig. 3		6	13	—	16	—	19	—	—	—	—	—		
Propagation Delay	t_{PHL}	2	140	—	—	175	—	—	210	—	—	—	ns	
$\overline{\text{MR}}$ to Output		4.5	28	40	35	50	42	60	—	—	—	—		
Fig. 4		6	24	—	30	—	36	—	—	—	—	—		
Input Capacitance	C_i	—	10	10	10	10	10	10	10	10	10	10	pF	



92CS-38486

	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3 V
SWITCHING VOLTAGE, V_S	50% V_{CC}	1.3 V


Fig. 3 - Clock pre-requisite times and propagation and output transition times.



92CS-37127

	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3 V
SWITCHING VOLTAGE, V_S	50% V_{CC}	1.3 V


Fig. 4 - Master reset pre-requisite times and propagation delays.



92CS-37128R1

	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3 V
SWITCHING VOLTAGE, V_S	50% V_{CC}	1.3 V

Fig. 5 - Data pre-requisite times.




92CS-38410R1

	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3 V
SWITCHING VOLTAGE, V_S	50% V_{CC}	1.3 V

Fig. 6 Parallel load or shift-left/shift-right pre-requisite times.

High-Speed CMOS Logic

4-Bit Parallel Access Register



FUNCTIONAL DIAGRAM

Type Features:

- Asynchronous Master Reset
- J, K, (D) inputs to first stage
- Fully synchronous serial or parallel data transfer
- Shift right and parallel load capability
- Complementary output from last stage
- Buffered inputs
- Typical $f_{MAX}=50$ MHz @ $V_{CC}=5$ V, $C_L=15$ pF, $T_A=25^\circ$ C

The functional characteristics of the RCA-CD54/74HC195 and CD54/74HCT195 4-Bit Parallel Access Register are indicated in the Logic Diagram and Function Table. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers at very high speeds.


The two modes of operation, shift right (Q0-Q1) and parallel load, are controlled by the state of the Parallel Enable (\overline{PE}) input. Serial data enters the first flip-flop (Q0) via the J and K inputs when the \overline{PE} input is high, and is shifted one bit in the direction Q0-Q1-Q2-Q3 following each LOW-to-HIGH clock transition. The J and \overline{K} inputs provide the flexibility of the JK-type input for special applications and, by tying the two pins together, the simple D-type input for general applications. The device appears as four common-clocked D flip-flops when the \overline{PE} input is LOW. After the LOW-to-HIGH clock transition, data on the parallel inputs (D0-D3) is transferred to the respective Q0-Q3 outputs. Shift left operation (Q3-Q2) can be achieved by tying the Qn outputs to the Dn-1 inputs and holding the \overline{PE} input low.

All parallel and serial data transfers are synchronous, occurring after each LOW-to-HIGH clock transition. The HC/HCT195 series utilizes edge-triggering; therefore, there is no restriction on the activity of the J, \overline{K} , Pn and \overline{PE} inputs for logic operations, other than the set-up and hold time requirements. A LOW on the asynchronous Master Reset (\overline{MR}) input sets all Q outputs LOW, independent of any other input condition.

The CD54HC195 and CD54HCT195 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC195 and CD74HCT195 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic package (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ$ C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC}
@ $V_{CC}=5$ V
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL}=0.8$ V Max., $V_{IH}=2$ V Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



92CS-36827
TERMINAL ASSIGNMENT

CD54/74HC195 CD54/74HCT195




Fig. 1 - Logic diagram.

92CM-37012R1

Function Table

Operating Modes	INPUTS						OUTPUTS				
	MR	CP	PE	J	K	D _n	Q0	Q1	Q2	Q3	Q̄3
Asynchronous Reset	L	X	X	X	X	X	L	L	L	L	H
Shift, Set first stage	H	↗	h	h	h	X	H	q ₀	q ₁	q ₂	q̄ ₂
Shift, Reset first stage	H	↗	h	l	l	X	L	q ₀	q ₁	q ₂	q̄ ₂
Shift, Toggle first stage	H	↗	h	h	l	X	q̄ ₀	q ₀	q ₁	q ₂	q̄ ₂
Shift, Retain first stage	H	↗	h	l	h	X	q ₀	q ₀	q ₁	q ₂	q̄ ₂
Parallel Load	H	↗	l	X	X	d _n	d ₀	d ₁	d ₂	d ₃	d̄ ₃

H=HIGH voltage level.

L=LOW voltage level.

X=Don't care.

l=LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

h=HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

d_n (q_n)=Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH clock transition.

↗=LOW-to-HIGH clock transition.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):

(Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{ik} (FOR V_i < -0.5 V OR V_i > V_{cc} + 0.5V) ±20mA

DC OUTPUT DIODE CURRENT, I_{ok} (FOR V_o < -0.5 V OR V_o > V_{cc} + 0.5V) ±20mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < V_o < V_{cc} + 0.5V) ±25mA

DC V_{cc} OR GROUND CURRENT (I_{cc}) ±50mA

POWER DISSIPATION PER PACKAGE (P_d):

For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW

For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW

For T_A = -55 to +100°C (PACKAGE TYPE F, H) 500 mW

For T_A = +100 to +125°C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW

For T_A = -40 to +70°C (PACKAGE TYPE M) 400 mW

For T_A = +70 to +125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to +125°C

PACKAGE TYPE E, M -40 to +85°C

STORAGE TEMPERATURE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C

Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only +300°C

CD54/74HC195 CD54/74HCT195

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC195/CD54HC195										CD74HCT195/CD54HCT195								UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V _i V	I _o mA	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C		V _i V	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V
			4.5	3.15	—	—	3.15	—	3.15	—		5.5									
			6	4.2	—	—	4.2	—	4.2	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5									V
			4.5	—	—	1.35	—	1.35	—	1.35	—		to	—	—	0.8	—	0.8	—	0.8	
			6	—	—	1.8	—	1.8	—	1.8	—		5.5								
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}										V
or CMOS Loads	V _{IH}		4.5	4.4	—	—	4.4	—	4.4	—	4.4	4.5	4.4	—	—	4.4	—	4.4	—	4.4	
	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	5.9	V _{IH}									
TTL Loads	V _{IL}										V _{IL}										V
or		-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	3.7	
	V _{IH}	-5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}										
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}										V
or CMOS Loads	V _{IH}		4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1	
	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}									
TTL Loads	V _{IL}										V _{IL}										V
or		4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4		
	V _{IH}	5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}										
Input Leakage Current I _i	V _{cc}		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1		μA
or	Gnd																				
Quiescent Device Current I _{cc}	V _{cc}	0	6	—	—	8	—	80	—	160	V _{cc}	5.5	—	—	8	—	80	—	160		μA
or	Gnd										Gnd										
Additional Quiescent Device Current per input pin: 1 unit load Δ I _{cc} *											V _{cc} -2.1	4.5	to	—	100	360	—	450	—	490	μA
												5.5									

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
D0-D3	0.3
PE	-0.65
MR	0.3
CP	0.3
J, K	0.3

*Unit Load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC195

CD54/74HCT195

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{in}, V_{out}	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5 V, T_A = 25^\circ C$, Input $t_r, t_f = 6 ns$)

CHARACTERISTIC	SYMBOL	C_L pF	Typical		Units
			HC	HCT	
CP to Qn Propagation Delay	t_{PHL} t_{PLH}	15	14	14	ns
MR to Qn	t_{PHL}	15	13	14	ns
Maximum Clock Frequency	f_{MAX}	15	50	50	MHz
Power Dissipation Capacitance*	C_{PD}	—	45	50	pF

* C_{PD} is used to determine the dynamic power consumption, per register.

$$PD = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o \text{ where}$$

f_i = input frequency

f_o = output frequency

C_L = output load capacitance

V_{CC} = supply voltage.

CD54/74HC195 CD54/74HCT195

Pre-requisite for Switching Function

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Frequency (Figure 3)	f _{MAX}	2	6	—	—	5	—	—	—	4	—	—	—	ns	
		4.5	30	—	25	—	25	—	20	—	20	—	16		
		6	35	—	—	29	—	—	—	23	—	—	—		
MR Pulse Width (Figure 3)	t _w	2	80	—	—	100	—	—	—	120	—	—	—	ns	
		4.5	16	—	20	—	20	—	25	—	24	—	30		
		6	14	—	—	17	—	—	—	20	—	—	—		
Clock Pulse Width (Figure 3)	t _w	2	80	—	—	100	—	—	—	120	—	—	—	ns	
		4.5	16	—	20	—	20	—	25	—	24	—	30		
		6	14	—	—	17	—	—	—	20	—	—	—		
Set-up Time J, K, PE to Clock (Figure 5)	t _{SU}	2	100	—	—	125	—	—	—	150	—	—	—	ns	
		4.5	20	—	20	—	25	—	25	—	30	—	30		
		6	17	—	—	21	—	—	—	26	—	—	—		
Hold Time J, K, PE to Clock (Figure 5)	t _H	2	3	—	—	3	—	—	—	3	—	—	—	ns	
		4.5	3	—	3	—	3	—	3	—	3	—	3		
		6	3	—	—	3	—	—	—	3	—	—	—		
Removal Time MR to Clock (Figure 3)	t _{REM}	2	80	—	—	100	—	—	—	120	—	—	—	ns	
		4.5	16	—	16	—	20	—	20	—	24	—	24		
		6	14	—	—	17	—	—	—	20	—	—	—		

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r,t_f=6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay CP to Output (Figure 3)	t _{PLH} t _{PHL}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
		4.5	—	35	—	35	—	44	—	44	—	53	—	53	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Propagation Delay MR to Output (Figure 3)	t _{PHL} t _{PLH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time	t _{TLH} t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i		—	10	—	10	—	10	—	10	—	10	—	pF	

CD54/74HC195 CD54/74HCT195




Fig. 3 - Clock pre-requisite and propagation delays and output transition times.




Fig. 4 - Master Reset pre-requisite and propagation delays.




Fig. 5 - J, \bar{K} or Parallel Enable pre-requisite times.


	HC	HCT
INPUT LEVEL	V_{CC}	3V
V_S	50%	1.3V

File Number 1670

CD54/74HC221 CD54/74HCT221

Advance Information/
Preliminary Data

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Dual Monostable Multivibrator with Reset

Type Features:

- Overriding RESET Terminates Output Pulse
- Triggering From the Leading or Trailing Edge
- Q and \bar{Q} Buffered Outputs
- Separate Resets
- Wide Range of Output-Pulse Widths
- Schmitt Trigger on B inputs

The RCA-CD54/74HC221 and CD54/74HCT221 are dual monostable multivibrators with reset. An external resistor (R_x) and an external capacitor (C_x) control the timing and the accuracy for the circuit. Adjustment of R_x and C_x provides a wide range of output pulse widths from the Q and \bar{Q} terminals. Pulse triggering on the B input occurs at a particular voltage level and is not related to the rise and fall time of the trigger pulse.


Once triggered, the outputs are independent of further trigger inputs on A and B. The output pulse can be terminated by a LOW level on the Reset (\bar{R}) pin. Trailing-edge triggering (\bar{A}) and leading-edge-triggering (B) inputs are provided for triggering from either edge of the input pulse. On power up, the IC is reset. If either Mono is not used each input (on the unused device) must be terminated either high or low.

The minimum value of external resistance, R_x , is typically 500 Ω . The minimum value of external capacitance, C_x , is 0 pF. The calculation for the pulse width is $t_w = 0.7 R_x C_x$ at $V_{CC} = 4.5$ V.

The CD54HC/HCT221 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT221 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5$ V
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8$ V Max., $V_{IH} = 2$ V Min.
CMOS Input Compatibility
 $I_I \leq 1 \mu A$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC221 CD54/74HCT221




Fig. 1 — Logic diagram

TRUTH TABLE				
INPUTS			OUTPUTS	
A	B	R	Q	Q̄
H	X	H	L	H
X	L	H	L	H
L	↗	H	⎓	⎓
↘	H	H	⎓	⎓
X	X	L	L	H
L	H	↗	⎓*	⎓*

- H = High Level
- L = Low Level
- ↗ = Transition from Low to High
- ↘ = Transition from High to Low
- ⎓ = One High Level Pulse
- ⎓ = One Low Level Pulse
- X = Irrelevant

*For this combination the reset input must be low and the following sequence must be used: pin 1 (or 9) must be set high or pin 2 (or 10) set low; then pin 1 (or 9) must be low and pin 2 (or 10) set high. Now the reset input goes from low-to-high and the device will be triggered.

CD54/74HC221
CD54/74HCT221

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC221/CD54HC221										CD74HCT221/CD54HCT221								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5									V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	—		
			6	4.2	—	—	4.2	—	4.2	—	—	5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5									V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—		
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V
		-4	4.5	3.98	—	—	3.84	—	3.7	—												
		-5.2	6	5.48	—	—	5.34	—	5.2	—												
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	—	V
		4	4.5	—	—	0.26	—	0.33	—	0.4												
		5.2	6	—	—	0.26	—	0.33	—	0.4												
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} =2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
All Inputs	0.3

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC221

CD54/74HCT221

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
 (Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR V_I < -0.5 V OR V_I > V_{CC} + 0.5V) ±20mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR V_O < -0.5 V OR V_O > V_{CC} + 0.5V) ±20mA

DC DRAIN CURRENT, PER OUTPUT (I_O) (FOR -0.5 V < V_O < V_{CC} + 0.5V) ±25mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ±50mA

POWER DISSIPATION PER PACKAGE (P_D):
 For T_A = -40 to +60° C (PACKAGE TYPE E) 500 mW
 For T_A = +60 to +85° C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW
 For T_A = -55 to +100° C (PACKAGE TYPE F, H) 500 mW
 For T_A = +100 to +125° C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW
 For T_A = -40 to +70° C (PACKAGE TYPE M) 400 mW
 For T_A = +70 to +125° C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE F, H -55 to +125° C
 PACKAGE TYPE E, M -40 to +85° C

STORAGE TEMPERATURE (T_{stg}) -65 to +150° C

LEAD TEMPERATURE (DURING SOLDERING):
 At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265° C
 Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)
 with solder contacting lead tips only +300° C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{CC} *:			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _I , V _O	0	V _{CC}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t _r , t _f on Inputs \bar{A} and \bar{B}			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns
Input Rise and Fall Times t _r , t _f on Input B			
at 2 V	0	Unlimited	ns
at 4.5 V	0	Unlimited	ns
at 6 V	0	Unlimited	ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	C _L (pF)	TYPICAL		UNITS
		54/74HC	54/74HCT	
Propagation Delay				
\bar{A} , B, \bar{B} to Q	t _{PLH}	15	18	ns
\bar{A} , B, \bar{B} to \bar{Q}	t _{PHL}	15	14	ns
Power Dissipation Capacitance*	C _{PD}	—	166	pF

*C_{PD} is used to determine the dynamic power consumption, per multivibrator.

$P_D = (C_{PD} + C_x) V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_o)$ where: f_i = input frequency. C_L = output load capacitance. V_{CC} = supply voltage.
 f_o = output frequency. assuming f_i ≤ 1/t_w

CD54/74HC221 CD54/74HCT221

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS	
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Input Pulse Width	2	70	—	—	—	90	—	—	—	105	—	—	—	ns	
	4.5	14	—	14	—	18	—	18	—	21	—	21	—		
	6	12	—	—	—	15	—	—	—	18	—	—	—		
A	t _{WL}	2	70	—	—	90	—	—	—	105	—	—	—	ns	
	4.5	14	—	14	—	18	—	18	—	21	—	21	—		
	6	12	—	—	—	15	—	—	—	18	—	—	—		
B	t _{WH}	2	70	—	—	90	—	—	—	105	—	—	—	ns	
	4.5	14	—	14	—	18	—	18	—	21	—	21	—		
	6	12	—	—	—	15	—	—	—	18	—	—	—		
Reset	t _{WL}	2	70	—	—	90	—	—	—	105	—	—	—	ns	
	4.5	14	—	18	—	18	—	23	—	21	—	27	—		
	6	12	—	—	—	15	—	—	—	18	—	—	—		
Recovery Time R̄ to Ā or B	t _{REC}	2	0	—	—	0	—	—	—	0	—	—	—	ns	
	4.5	0	—	0	—	0	—	0	—	0	—	0	—		
	6	0	—	—	—	0	—	—	—	0	—	—	—		
Output Pulse Width Q or Q̄ C _x = 0.1 μF, R _x = 10k Ω	t _w	5	630	770	630	770	602	798	602	798	595	805	595	805	μs
	t _w	4.5	Typical 140		Typical 140		—	—	—	—	—	—	—	—	ns
Output Pulse Width Q or Q̄ C _x = 28 pF, R _x = 2K Ω	t _w	4.5	1.5		1.5		—	—	—	—	—	—	—	—	μs
	t _w	4.5	7		7		—	—	—	—	—	—	—	—	μs
C _x = 1000 pF, R _x = 2K Ω	t _w	4.5	1.5		1.5		—	—	—	—	—	—	—	—	μs
	t _w	4.5	7		7		—	—	—	—	—	—	—	—	μs
C _x = 1000 pF, R _x = 10K Ω	t _w	4.5	1.5		1.5		—	—	—	—	—	—	—	—	μs
	t _w	4.5	7		7		—	—	—	—	—	—	—	—	μs

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Trigger Ā, B, R̄ to Q	t _{PLH}	2	—	210	—	—	—	265	—	—	—	315	—	—	ns
		4.5	—	42	—	42	—	53	—	53	—	63	—	63	
		6	—	36	—	—	—	45	—	—	—	54	—	—	
Ā, B, R̄ to Q̄	t _{PHL}	2	—	170	—	—	—	215	—	—	—	255	—	—	ns
		4.5	—	34	—	34	—	43	—	43	—	51	—	51	
		6	—	29	—	—	—	37	—	—	—	43	—	—	
Propagation Delay R̄ to Q	t _{PLH}	2	—	160	—	—	—	200	—	—	—	240	—	—	ns
		4.5	—	32	—	38	—	40	—	48	—	48	—	57	
		6	—	27	—	—	—	34	—	—	—	41	—	—	
R̄ to Q̄	t _{PHL}	2	—	180	—	—	—	225	—	—	—	270	—	—	ns
		4.5	—	36	—	37	—	45	—	46	—	54	—	56	
		6	—	31	—	—	—	38	—	—	—	46	—	—	
Output Transition Time	t _{TLH} t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _{in}		—	10	—	10	—	10	—	10	—	10	—	10	pF
Pulse Width match between circuits in the same package C _x =1000 pF,R _x =10KΩ		4.5 to 5.5	Typical ±2		Typical ±2		—	—	—	—	—	—	—	—	%

CD54/74HC221 CD54/74HCT221




Fig. 2 — Recovery times, \bar{R} to \bar{A} or B.

	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _S	50% V _{CC}	1.3 V




Fig. 3 — Triggering of One Shot by input \bar{A} or input B in a period t_w .




Fig. 4 — HC/HCT221 Output Pulse Width vs. Temperature.




Fig. 5 — HC/HCT221 K Factor vs. Supply Voltage.




Fig. 6 — HC221 Output Pulse Width vs. C_x .




Fig. 7 — HC/HCT221 Output Pulse Width vs. C_x .

CD54/74HC221
CD54/74HCT221





Fig. 8 — HC221 Output Pulse Width vs. C_x .

CD54/74HC240/241/244 CD54/74HCT240/241/244

High-Speed CMOS Logic



Octal Buffer/Line Drivers, 3-State

CD54/74HC/HCT240 Inverting
 CD54/74HC/HCT241 Non-Inverting
 CD54/74HC/HCT244 Non-Inverting

Type Features:


- Typical propagation delay = 8 ns
 @ $V_{CC}=5\text{ V}$, $C_L=15\text{ pF}$, $T_A=25^\circ\text{ C}$ for HC240
- 3-State outputs
- Buffered inputs
- High-current bus driver outputs

The RCA-CD54/74HC240 and CD54/74HCT240 are inverting 3-state buffers having two active-low output enables. The RCA CD54/74HC/HCT241 and CD54/74HC/HCT244 are non-inverting 3-state buffers that differ only in that the 241 has one active-high and one active-low output enable, and the 244 has two active-low output enables. All three types have identical pinouts.

The CD54HC240/241/244 and CD54HCT240/241/244 are supplied in 20-lead ceramic dual-in-line packages (F suffix). The CD74HC240/241/244 and CD74HCT240/241/244 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). The CD54/74HC/HCT240/241/244 are also supplied in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
 Standard Outputs - 10 LSTTL Loads
 Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
 CD74HC/HCT: -40 to $+85^\circ\text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
 2 to 6 V Operation
 High Noise Immunity:
 $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} : @ $V_{CC}=5\text{ V}$
- CD 54HCT/CD74HCT Types:
 4.5 to 5.5 V Operation
 Direct LSTTL Input Logic Compatibility
 $V_{IL}=0.8\text{ V Mas.}$, $V_{IH}=2\text{ V Min.}$
 CMOS Input Compatibility
 $I_i \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}



TRUTH TABLE

INPUTS		OUTPUT
$\overline{1OE}, \overline{2OE}$	A	\overline{Y}
L	L	H
L	H	L
H	X	Z

(HC/HCT240)

Fig. 1 - CD54/74HC/HCT240 logic diagram.

CD54/74HC240/241/244 CD54/74HCT240/241/244




Fig. 2 - CD54/74HC/HCT241 logic diagram.

TRUTH TABLE

INPUTS		OUTPUT	INPUTS		OUTPUT
1OE	1A	1Y	2OE	2A	2Y
L	L	L	L	X	Z
L	H	H	H	L	L
H	X	Z	H	H	H

H=HIGH Voltage Level (HCT/HCT241)
L=LOW Voltage Level
X=Immaterial
Z=HIGH Impedance




Fig. 3 - CD54/74HC/HCT244 logic diagram.

TRUTH TABLE

INPUTS		OUTPUT
1OE, 2OE	A	Y
L	L	L
L	H	H
H	X	Z

(HC/HCT244)

CD54/74HC240/241/244

CD54/74HCT240/241/244

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	±20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < $V_o < V_{CC} + 0.5$ V)	±35 mA
DC V_{CC} OR GROUND CURRENT, (I_{CC})	±70 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC240/241/244 CD54/74HCT240/241/244

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC240/241/244, CD54HC240/241/244									CD74HCT240/241/244, CD54HCT240/241/244									UNITS	
	TEST CONDITIONS		V _{CC} V	74HC/54HC TYPES			74HC TYPES		54HC TYPES		V _I V	V _{CC} V	74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES		
	V _I V	I _O mA		+25° C			-40/ +85° C		-55/ +125° C				+25° C			-40/ +85° C		-55/ +125° C		
			Min	Typ	Max	Min	Max	Min	Max	Min	Max	Min	Typ	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	—	—	—	—	—	—	—	V
			6	4.2	—	—	4.2	—	4.2	—	—	5.5	—	—	—	—	—	—	—	V
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	0.8	—	0.8	—	0.8	V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	—	—	—	—	—	V
			6	—	—	1.8	—	1.8	—	1.8	—	5.5	—	—	—	—	—	—	—	V
High-Level Output Voltage V _{OH} CMOS Loads	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V
			4.5	4.4	—	—	4.4	—	4.4	—		to	—	—	—	—	—	—	—	V
			6	5.9	—	—	5.9	—	5.9	—		5.5	—	—	—	—	—	—	—	V
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	-6 -7.8	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V
			6	5.48	—	—	5.34	—	5.2	—		5.5	—	—	—	—	—	—	—	V
Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V
			4.5	—	—	0.1	—	0.1	—	0.1		to	—	—	—	—	—	—	—	V
			6	—	—	0.1	—	0.1	—	0.1		5.5	—	—	—	—	—	—	—	V
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	6	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V
			6	—	—	0.26	—	0.33	—	0.4		5.5	—	—	—	—	—	—	—	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1 to 5.5	4.5 to 5.5	—	100	360	—	450	—	490	μA
3-state leakage current I _{OZ}	V _{IL} or V _{IH}	V _O =V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

CD54/74HC240/241/244

CD54/74HCT240/241/244

HCT Input Loading Tables

CD54/74HCT240	
Input	Unit Loads*
nA0-A3	1.5
1OE	0.7
2OE	0.7

CD54/74HCT241	
Input	Unit Loads*
nA0-A3	0.7
1OE	0.7
2OE	1.5

CD54/74HCT244	
Input	Unit Loads*
nA0-A3	0.7
1OE	0.7
2OE	0.7

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μ A max. @ 25°C.

SWITCHING CHARACTERISTICS ($V_{CC}=5$ V, $T_A=25^\circ$ C, Input $t_r, t_f=6$ ns)

CHARACTERISTIC	SYMBOL	C_L pF	Typical Values						UNITS
			240		241		244		
			HC	HCT	HC	HCT	HC	HCT	
Propagation Delay Data to Output	t_{PHL}, t_{PLH}	15	8	9	9	10	9	10	ns
Output Disable/Enable to Outputs	$t_{PZH}, t_{PZL}, t_{PHZ}, t_{PLZ}$	15	12	12	12	12	12	12	ns
Power Dissipation Capacitance	C_{PD}^*	—	38	40	34	38	46	40	pF

C_{PD} is used to determine the dynamic power consumption per channel.

$$P_D = V_{CC}^2 f_i (C_{PD} + C_L)$$

f_i = input frequency.


C_L = output load capacitance.

V_{CC} = supply voltage.


SWITCHING CHARACTERISTICS ($C_L=50$ pF, Input $t_r, t_f=6$ ns)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Data to Outputs HC/HCT 240	t_{PLH}	2	—	100	—	—	—	125	—	—	—	150	—	—	ns
	t_{PHL}	4.5	—	20	—	22	—	25	—	28	—	30	—	33	
		6	—	17	—	—	—	21	—	—	—	26	—	—	
Data to Outputs HC/HCT241	t_{PLH}	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
	t_{PHL}	4.5	—	22	—	25	—	28	—	31	—	33	—	38	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Data to Outputs HC/HCT 244	t_{PLH}	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
	t_{PHL}	4.5	—	22	—	25	—	28	—	31	—	33	—	38	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Output Enable and Disable Times	t_{PZH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t_{PZL}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
	t_{PHZ}	6	—	26	—	—	—	33	—	—	—	38	—	—	
	t_{PLZ}														
Output Transition Time	t_{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	t_{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
	t_{THL}	6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C_o		—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC240/241/244 CD54/74HCT240/241/244




92CS-38516



92CS-38517R1

	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _S	50% V _{CC}	1.3 V

Fig. 2 - Transition times and propagation delay times.



92CS-35130 R2


Fig. 4 - Three-state propagation delay test circuit.

CD54/74HC242, CD54/74HCT242 CD54/74HC243, CD54/74HCT243

File Number 1488

High-Speed CMOS Logic

FUNCTIONAL DIAGRAM



CD54/74HC242, HCT242

Quad-Bus Transceiver with 3-State Outputs

Type Features:

- Typical propagation delay (A→B) of 7 ns @ $V_{CC} = 5\text{ V}$
 $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{ C}$
- 3-state outputs
- Buffered inputs

The RCA-CD54/74HC242, 243 and CD54/74HCT242, 243 silicon-gate CMOS 3-state bidirectional inverting and non-inverting buffers are intended for two-way asynchronous communication between data buses. They have high drive current outputs which enable high-speed operation when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuits, and have speeds comparable to low power Schottky TTL circuits. They can drive 15 LSTTL loads.

The CD54/74HC242 and CD54/74HCT242 are inverting buffers; the CD54/74HC243 and CD54/74HCT243 are non-inverting buffers.


The states of the output enables (\overline{OEB} , OEA) determine both the direction of flow (A to B, B to A), and the 3-state mode.

The CD54HC242, 243 and CD54HCT242, 243 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC242, 243 and CD74HCT242, 243 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ\text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_I \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}

FUNCTIONAL DIAGRAM



CD54/74HC243, HCT243

CD54/74HC242, CD54/74HCT242 CD54/74HC243, CD54/74HCT243




Fig. 1 - Logic diagram for the CD54/74HC/HCT242, 243.

TRUTH TABLE

CONTROL INPUTS		HC, HCT242 Series		HC, HCT243 Series	
		DATA PORT STATUS		DATA PORT STATUS	
OEB	OEA	A _n	B _n	A _n	B _n
H	H	$\overline{0}$	I	O	I
L	H	Z	Z	Z	Z
H	L	Z	Z	Z	Z
L	L	I	$\overline{0}$	I	O

H = High
L = Low
I = Input

O = Output (Same Level as Input)
 $\overline{0}$ = Output (Inversion of Input Level)
Z = High Impedance

To prevent excess currents in the High Z modes all I/O terminals should be terminated with 10 kΩ to 1 MΩ resistors.

CD54/74HC242, CD54/74HCT242 CD54/74HC243, CD54/74HCT243

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	-0.5 to +7 V
(Voltages referenced to ground)	
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 35 mA
DC V_{CC} OR GROUND CURRENT, (I_{CC}):	± 70 mA
POWER DISSIPATION PER PACKAGE (P_o):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times, t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC242, CD54/74HCT242 CD54/74HC243, CD54/74HCT243

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC242/243/CD54HC242/243										CD74HCT242/243/CD54HCT242/243								UNITS												
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE													
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C													
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max											
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V											
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—												
			6	4.2	—	—	4.2	—	4.2	—	—	5.5																			
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V											
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8												
			6	—	—	1.8	—	1.8	—	1.8	—	5.5																			
High-Level Output Voltage V _{OH} CMOS Loads	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V									
	or		4.5	4.4	—	—	4.4	—	4.4	—	or												4.5	4.4	—	—	4.4	—	4.4	—	
	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}																				
TTL Loads (Bus Driver)	V _{IL}										V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	—	V										
	or	-6	4.5	3.98	—	—	3.84	—	3.7	—	or											4.5	3.98	—	—	3.84	—	3.7	—		
	V _{IH}	-7.8	6	5.48	—	—	5.34	—	5.2	—	V _{IH}																				
Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	V										
	or		4.5	—	—	0.1	—	0.1	—	0.1	—											or	4.5	—	—	0.1	—	0.1	—	0.1	
	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—											V _{IH}									
TTL Loads (Bus Driver)	V _{IL}										V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	—	V										
	or	6	4.5	—	—	0.26	—	0.33	—	0.4	or											4.5	—	—	0.26	—	0.33	—	0.4		
	V _{IH}	7.8	6	—	—	0.26	—	0.33	—	0.4	V _{IH}																				
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA									
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA									
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	—	100 360	—	450	—	490	—	490	μA									
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5.0	—	±10	—	±10	μA									

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads *
A _n , B _n	1.1
OEA, OEB	0.6

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC242, CD54/74HCT242 CD54/74HC243, CD54/74HCT243

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	C_L pF	Typical				UNITS
			HC242	HCT242	HC243	HCT243	
Propagation Delay Data to Output	t_{PHL}	15	7	8	7	9	ns
Enable to High Z	t_{PHZ}, t_{PLZ}	15	12	14	12	14	ns
Enable from High-Z	t_{PZH}, t_{PZL}	15	12	14	12	14	ns
Power Dissipation Capacitance*	C_{PD}	—	85	90	80	91	pF

* C_{PD} is used to determine the dynamic power consumption, per channel.

$$P_D = V_{CC}^2 f_i (C_{PD} + C_L) \text{ where:}$$

f_i = input frequency.

C_L = output load capacitance.

V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Data to Outputs HC/HCT242	t_{PLH}	2	—	90	—	—	—	115	—	—	—	135	—	—	ns
	t_{PHL}	4.5	—	18	—	20	—	23	—	25	—	27	—	30	
		6	—	15	—	—	—	20	—	—	—	23	—	—	
Propagation Delay Data to Outputs for HC/HCT243	t_{PLH}	2	—	90	—	—	—	115	—	—	—	135	—	—	ns
	t_{PHL}	4.5	—	18	—	22	—	23	—	28	—	27	—	33	
		6	—	15	—	—	—	20	—	—	—	23	—	—	
Output High-Z: to High Level; to Low Level	t_{PZH} t_{PZL}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	34	—	38	—	43	—	45	—	51	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output High Level; Output Low Level to High-Z	t_{PHZ} t_{PLZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time	t_{TLH} t_{THL}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
		4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C_I		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C_O		—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC242, CD54/74HCT242 CD54/74HC243, CD54/74HCT243






Fig. 2 - Three-state propagation delay test circuit.



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 3 - Transition times and propagation delay times.



TERMINAL ASSIGNMENT

ORDERING INFORMATION

RCA CMOS device packages are identified by letters indicated in the following chart. When ordering a CMOS device, it is important that the appropriate suffix letter be affixed to the type number of the device.


Package	Suffix Letter
Dual-In-Line Plastic	E
Dual-In-Line Frit-Seal Ceramic	F
Dual-In-Line Surface Mount Plastic	M
Chip	H

The CD54HC/HCT series is supplied in dual-in-line frit-seal ceramic packages (F suffix). The CD74HC/HCT series is supplied in dual-in-line plastic packages (E suffix) and in dual-in-line surface mount plastic packages (M suffix). Both series are supplied in chip form (H suffix).

For example, a CD54HC242 will be identified as the CD54HC242F. The CD74HC242 will be identified as the CD74HC242E.

CD54/74HC245 CD54/74HCT245

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Octal-Bus Transceiver, 3-State, Non-Inverting

Type Features:

- Buffered inputs
- 3-State outputs
- Bus line driving capability
- Typical propagation delay (A ↔ B)
9 ns @ V_{CC} = 5V, C_L = 15 pF, T_A = 25° C

The RCA-CD54/74HC245 and CD54/74HCT245 are high-speed octal 3-state bidirectional transceivers intended for two-way asynchronous communication between data buses. They have high drive current outputs which enable high-speed operation while driving large bus capacitances. They provide the low power consumption of standard CMOS circuits with speeds and drive capabilities comparable to that of LSTTL circuits.


The CD54/74HC245 and CD54/74HCT245 allow data transmission from the A bus to the B bus or from the B bus to the A bus. The logic level at the direction input (DIR) determines the direction. The output enable input (OE), when high, puts the I/O ports in the high-impedance state.

The HC/HCT245 is similar in operation to the HC/HCT640 and the HC/HCT643.

The CD54HC245 and CD54HCT245 are supplied in 20-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC245 and CD74HCT245 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). Both devices are also available in chip (H suffix) form.

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
N_{IL} = 30%, N_{IH} = 30% of V_{CC}; @ V_{CC} = 5 V
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
V_{IL} = 0.8 V Max., V_{IH} = 2 V Min.
CMOS Input Compatibility
I_I ≤ 1 μA @ V_{OL}, V_{OH}



LOGIC DIAGRAM

TRUTH TABLE		
CONTROL INPUTS		OPERATION
OE	DIR	
L	L	B DATA TO A BUS
L	H	A DATA TO B BUS
H	X	ISOLATION

H = high level, L = low level, X = irrelevant

To prevent excess currents in the High-Z (Isolation) modes all I/O terminals should be terminated with 10KΩ to 1MΩ resistors.

CD54/74HC245 CD54/74HCT245

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):

(Voltages referenced to ground)

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	-0.5 to + 7 V
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < $V_o < V_{CC} + 0.5$ V)	±20mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	±35mA
POWER DISSIPATION PER PACKAGE (P_D):	±70mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C

STORAGE TEMPERATURE (T_{stg})

	-65 to $+150^\circ$ C
--	-----------------------

LEAD TEMPERATURE (DURING SOLDERING):


At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.



92CS-36830

TERMINAL ASSIGNMENT

CD54/74HC245 CD54/74HCT245

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC245/CD54HCT245										CD74HCT245/CD54HCT245										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE			
	V _i V	I _o mA	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C			V _i V	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5										V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	—	—	V
			6	4.2	—	—	4.2	—	4.2	—	5.5											V
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5										V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	0.8	V
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										V
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
or	V _{IH}		4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	—	—	—	—	—	—	—	—	—	V
CMOS Loads	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	5.9	—	—	—	—	—	—	—	—	—	—	V
TTL Loads (Bus Driver)	V _{IL}										V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V
or	V _{IH}	-6	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V
V _{IH}		-7.8	6	5.48	—	—	5.34	—	5.2	—	V _{IH}											V
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
or	V _{IH}		4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1	—	V
CMOS Loads	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}										
TTL Loads (Bus Driver)	V _{IL}										V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
or	V _{IH}	6	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
V _{IH}		7.8	6	—	—	0.26	—	0.33	—	0.4	V _{IH}											V
Input Leakage Current I _i	V _{CC}		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
or	Gnd																					μA
Quiescent Device Current I _{CC}	V _{CC}	0	6	—	—	8	—	80	—	160	V _{CC}	5.5	—	—	8	—	80	—	160	—	160	μA
or	Gnd										or											μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5	—	100	360	—	450	—	490	—	490	μA
												5.5	—	—	—	—	—	—	—	—	—	μA
3-State Leakage Current I _{OZ}	V _{IL}	V _O = V _{CC}	6	—	—	±0.5	—	±5.0	—	±10	V _{IL}	5.5	—	—	±0.5	—	±5.0	—	±10	—	±10	μA
or	V _{IH}	Gnd									or											μA

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
A _n or B _n	0.4
OE	1.5
DIR	0.9

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC245 CD54/74HCT245

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r = 6\text{ ns}$)


CHARACTERISTIC	C_L (pF)	TYPICAL		UNITS	
		HC	HCT		
Propagation Delay	t_{PHL}	15	10	ns	
Data to Output	t_{PLH}	9	10		
Enable to High-Z	t_{PHZ}, t_{PLZ}	15	12		
Enable from High-Z	t_{PZH}, t_{PZL}	15	13	ns	
Power Dissipation Capacitance*	C_{PD}	—	53	55	pF

* C_{PD} determines the no-load dynamic power consumption per channel. It is obtained by the following relationship:
 $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = input frequency,
 C_L = output load capacitance, V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (Input $t_r = 6\text{ ns}$, $C_L = 50\text{ pF}$)


CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS	
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
V_{CC} V	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
Propagation Delay	t_{PLH}	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
Data to Output	t_{PHL}	4.5	—	22	—	26	—	28	—	33	—	33	—	39	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Propagation Delay	t_{PLZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
Output Disable		4.5	—	30	—	30	—	38	—	38	—	45	—	45	
to Output	t_{PHZ}	6	—	26	—	—	—	33	—	—	—	38	—	—	
Propagation Delay	t_{PZL}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
Output Enable		4.5	—	30	—	32	—	38	—	40	—	45	—	48	
to Output	t_{PZH}	6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition	t_{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
Time	t_{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C_o	—	—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC245 CD54/74HCT245




92CS-37900

Three-state propagation delay test circuit.



92CS-38476R1




92CS-38407

	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 1 - Transition times and propagation delay times.

**Advance Information/
Preliminary Data**

High-Speed CMOS Logic



8-Input Multiplexer; 3-State

Type Features:

- Selects one of eight binary data inputs
- 3-state output capability
- True and complement outputs
- Typical (data to output) propagation delay of 14 ns @ $V_{CC}=5\text{ V}$, $C_L=15\text{ pF}$, $T_A=-25^\circ\text{ C}$

The RCA-CD54/74HC251 and CD54/74HCT251 are 8-channel digital multiplexers with 3-state outputs, fabricated with high-speed silicon-gate CMOS technology. Together with the low power consumption of standard CMOS integrated circuits, they possess the ability to drive 10 LSTTL loads. The 3-state feature makes them ideally suited for interfacing with bus lines in a bus-oriented system.

This multiplexer features both true (Y) and complement (\bar{Y}) outputs as well as an output enable (\overline{OE}) input. The \overline{OE} must be at a low logic level to enable this device. When the \overline{OE} input is high, both outputs are in the high-impedance state. When enabled, address information on the data select inputs determines which data input is routed to the Y and \bar{Y} outputs. The CD54/74HCT251 logic family is speed, function, and pin-compatible with the standard 54LS/74LS251.

The CD54HC251 and CD54HCT251 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC251 and CD74HCT251 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ\text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}

CD54/74HC251 CD54/74HCT251




Fig. 3 - Logic diagram for HC/HCT251.

TRUTH TABLE

INPUTS				OUTPUTS	
SELECT			OUTPUT CONTROL	Y	\bar{Y}
S2	S1	S0	OE		
X	X	X	H	Z	Z
L	L	L	L	I ₀	I ₀
L	L	H	L	I ₁	I ₁
L	H	L	L	I ₂	I ₂
L	H	H	L	I ₃	I ₃
H	L	L	L	I ₄	I ₄
H	L	H	L	I ₅	I ₅
H	H	L	L	I ₆	I ₆
H	H	H	L	I ₇	I ₇

H = high logic level
 L = low logic level
 X = irrelevant
 Z = high impedance (off)
 I₀, I₁, ... I₇ = the level of the respective input

Technical Data
CD54/74HC251
CD54/74HCT251

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{in}, V_{out}	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC251 CD54/74HCT251

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC251/CD54HC251										CD74HCT251/CD54HCT251								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to		—	—	—	—	—	—	—		
			6	4.2	—	—	4.2	—	4.2	—	—	5.5		—	—	—	—	—	—	—		
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5		—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to		—	—	—	—	—	—	—		
			6	—	—	1.8	—	1.8	—	1.8	—	5.5		—	—	—	—	—	—	—		
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—		to										
			6	5.9	—	—	5.9	—	5.9	—		5.5										
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V
			-4	4.5	3.98	—	—	3.84	—	3.7												
			5.2	6	5.48	—	—	5.34	—	5.2												
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1		to										
			6	—	—	0.1	—	0.1	—	0.1		5.5										
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	—	V
			4	4.5	—	—	0.26	—	0.33	—												
			5.2	6	—	—	0.26	—	0.33	—		5.5										
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load Δ I _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA
3-State Leakage Current	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5.0	—	±10	—	±10	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
S0, S1, S2	0.55
I0-17	0.5
OE	2.65

CD54/74HC251 CD54/74HCT251

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r = t_f = 6 ns)

CHARACTERISTIC	SYMBOL	C _L (pF)	TYPICAL		UNITS
			HC	HCT	
Propagation Delay Select to Outputs	t _{PHL}	15	21	18	ns
	t _{PLH}				
Data to Outputs		15	12	12	ns
Enable to High-Z and Enable from High-Z	t _{PLZ} , t _{PHZ}	15	11	12	ns
	t _{PZL} , t _{PZH}				
Power Dissipation Capacitance*	C _{PD}	—	60	60	pF

*C_{PD} is used to determine the dynamic power consumption, per package.

PD = V_{CC}²f, (C_{PD} + C_L) where f_i = input frequency


C_L = output load capacitance

V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Select to Outputs	t _{PLH}	2	—	245	—	—	—	305	—	—	—	370	—	—	ns
	t _{PHL}	4.5	—	49	—	42	—	61	—	53	—	74	—	63	
		6	—	42	—	—	—	52	—	—	—	63	—	—	
Propagation Delay Data to Outputs	t _{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t _{PHL}	4.5	—	35	—	35	—	44	—	44	—	53	—	53	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Propagation Delay Enable to High Z & Enable From High Z	t _{PLZ} , t _{PHZ}	2	—	140	—	—	—	175	—	—	—	210	—	—	ns
	t _{PZL} , t _{PZH}	4.5	—	28	—	30	—	35	—	38	—	42	—	45	
		6	—	24	—	—	—	30	—	—	—	36	—	—	
Output Transition Time	t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t _{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _I		—	10		10		10		10		10		10	pF
3-State Output Capacitance	C _O		—	15	—	15	—	15	—	15	—	15	—	15	pF

CD54/74HC251 CD54/74HCT251



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_S	50% V_{CC}	1.3 V

Fig. 1 - Transition times and propagation delay times.






Fig. 2 - Three-state propagation delay test circuit.



92CS-36831
TERMINAL ASSIGNMENT

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Dual 4-Input Multiplexer

Type Features:

- Common select inputs
- Separate output-enable inputs
- 3-state outputs

The RCA-CD54/74HC253 and CD54/74HCT253 are dual 4-to-1 line selector/multiplexers having 3-state outputs. One of four sources for each section is selected by the common select inputs, S0 and S1. When the output enable ($\overline{1OE}$ or $\overline{2OE}$) is HIGH, the output is in the high-impedance state.

The CD54HC253 and CD54HCT253 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC253 and CD74HCT253 are in 16-lead dual-in-line plastic packages (E suffix), also in 16-lead dual-in-line surface mount plastic packages (M suffix). These types are also available in chip form (H suffix).


Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity: $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ;
@ $V_{CC}=5$ V
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL}=0.8$ V max., $V_{IH}=2$ V min.
CMOS input compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}

TRUTH TABLE

Select Inputs		Data Inputs				Output Enable	Output
S1	S0	I_0	I_1	I_2	I_3	\overline{OE}	Y
X	X	X	X	X	X	H	Z
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Select inputs S0 and S1 are common to both sections.
H = high level, L = low level, X = irrelevant, Z = high impedance (off).



TERMINAL ASSIGNMENT

CD54/74HC253 CD54/74HCT253




Fig. 1 - Logic diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}): (Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 35 mA
DC V_{CC} OR GROUND CURRENT, (I_{CC})	± 70 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

CD54/74HC253 CD54/74HCT253

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC253/CD54HC253										CD74HCT253/CD54HCT253								UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to 5.5	2	—	—	2	—	2	—		
			6	4.2	—	—	4.2	—	4.2	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to 5.5	—	—	0.8	—	0.8	—	0.8	—	
			6	—	—	1.8	—	1.8	—	1.8	—										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—											
			6	5.9	—	—	5.9	—	5.9	—											
TTL Loads Bus Driver	V _{IL} or V _{IH}		-6	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V
			7.8	6	5.48	—	—	5.34	—	5.2	—										
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	V	
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—										
			6	—	—	0.1	—	0.1	—	0.1	—										
TTL Loads Bus Driver	V _{IL} or V _{IH}		6	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V
			7.8	6	—	—	0.26	—	0.33	—	0.4										
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160		V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10		V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
1I _O -1I _S , 2I _O -2I _S	0.4
1E _O , 2E _O , S _O , S _I	1

*Unit Load is Δ I_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC253

CD54/74HCT253

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC}^*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V_i, V_o	0	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t_r, t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC}=5$ V, $T_A=25^\circ$ C, Input $t_r, t_f=6$ ns)

CHARACTERISTIC	C_L pF	SYMBOL	TYPICAL VALUES		UNITS
			HC	HCT	
Propagation Delay	15	t_{PHL}	14	16	ns
Select to Outputs					
Data to Outputs					
Output Enabling Time	15	t_{PZH}, t_{PZL}	9	12	
Output Disabling Time	15	t_{PLZ}, t_{PHZ}	12	12	
Power Dissipation Capacitance*		C_{PD}	46	52	pF



* C_{PD} is used to determine the dynamic power consumption, per multiplexer.

$P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where: f_i =input frequency
 C_L =load capacitance
 V_{CC} =supply voltage

SWITCHING CHARACTERISTICS ($C_L=50$ pF, Input $t_r, t_f=6$ ns)

CHARACTERISTIC	SYMBOL	V_{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay	t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
Select to Outputs	t_{PHL}	4.5	—	35	—	40	—	44	—	50	—	53	—	60	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Propagation Delay	t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
Data to Outputs	t_{PHL}	4.5	—	35	—	38	—	44	—	48	—	53	—	57	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Disable Delay	t_{PHZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
Times	t_{PLZ}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Enable Delay	t_{PZH}	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
Times	t_{PZL}	4.5	—	22	—	30	—	28	—	38	—	33	—	45	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Output Transition	t_{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
Time	t_{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C_o	—	—	20	—	20	—	20	—	20	—	20	—	20	

CD54/74HC253 CD54/74HCT253



	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3 V
SWITCHING VOLTAGE, V_S	50% V_{CC}	1.3 V

Fig. 2 - Transition and propagation delay times.





Fig. 3 - Three-state propagation delay test circuit.

CD54/74HC257 CD54/74HCT257

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Quad 2-Input Multiplexer with 3-State Non-Inverting Outputs


Type Features:

- Buffered Inputs
- Typical Propagation Delay (In to Output) = 12 ns
@ $V_{CC} = 5V$, $C_L = 15pF$, $T_A = 25^\circ C$

The RCA-CD54/74HC257 and CD54/74HCT257 are quad 2-input multiplexers which select four bits of data from two sources under the control of a common Select input (S). The Output Enable input (\overline{OE}) is active LOW. When \overline{OE} is HIGH, all of the outputs (1Y-4Y) are in the high impedance state regardless of all other input conditions.

Moving data from two groups of registers to four common output busses is a common use of the 257. The state of the Select input determines the particular register from which the data comes. It can also be used as a function generator.

The CD54HC257 and CD54HCT257 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC257 and CD74HCT257 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).



LOGIC DIAGRAM

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8V$ Max., $V_{IH} = 2V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}

FUNCTION TABLE

Output Enable	Select Input	Data Inputs		Output
		I_0	I_1	
H	X	X	X	Z
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

H = High level voltage
L = Low level voltage
Z = High impedance (off) state.
X = Don't care

CD54/74HC257 CD54/74HCT257

MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE, (V _{CC}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{CC} + 0.5V)	±20mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{CC} + 0.5V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{CC} + 0.5V)	±35mA
DC V _{CC} OR GROUND CURRENT (I _{CC})	±70mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C
STORAGE TEMPERATURE (T _{stg})	
	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _i , V _o	0	V _{CC}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.



92CS-38420R1

TERMINAL ASSIGNMENT

CD54/74HC257

CD54/74HCT257

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC257/CD54HC257									CD74HCT257/CD54HCT257									UNITS					
	TEST CONDITIONS			74HC/54HC SERIES			74HC SERIES			54HC SERIES			TEST CONDITIONS		74HCT/54HCT SERIES			74HCT SERIES			54HCT SERIES			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max	Min		Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	—	V		
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5												
			6	4.2	—	—	4.2	—	4.2	—														
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	—	V		
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5												
			6	—	—	1.8	—	1.8	—	1.8	—													
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V		
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—														
			6	5.9	—	—	5.9	—	5.9	—														
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	-6 -7.8	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	3.7	—	V		
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V		
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1														
			6	—	—	0.1	—	0.1	—	0.1														
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	6 7.8	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V		
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA		
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA		
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA		
3-State leakage current I _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	—	±10	μA		

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
Data	0.95
S	3
OE	0.6

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC257 CD54/74HCT257



SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	C _L (pF)	SYMBOL	TYPICAL		UNITS
			HC	HCT	
nI ₀ , nI ₁ , to Y	15	t _{PHL} t _{PLH}	12	13	ns
\overline{OE} to Y	15	t _{PZL} t _{PZH} t _{PLZ} t _{PHZ}	12	12	ns
S to Y	15	t _{PHL} t _{PLH}	14	16	ns
Power Dissipation Capacitance*	—	C _{PD}	45	45	pF

*C_{PD} is used to determine the dynamic power consumption, per multiplexer.
 PD = V_{CC}² f_i (C_{PD} + C_L) where f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, In to Y (Fig. 2)	t _{PLH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t _{PHL}	4.5	—	30	—	33	—	38	—	41	—	45	—	50	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Propagation Delay S to Y (Fig. 2)	t _{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t _{PHL}	4.5	—	35	—	38	—	44	—	48	—	53	—	57	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Propagation Delay \overline{OE} to Y (Fig. 3)	t _{PLZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t _{PZL}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
	t _{PHZ}	6	—	26	—	—	—	33	—	—	—	38	—	—	
	t _{PZH}														
Output Transition Time (Fig. 2)	t _{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	t _{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C _i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C _o	—	—	20	—	20	—	20	—	20	—	20	—	20	pF




	54/74HC	54/74HCT
Input Level	V _{CC}	3V
Switching Voltage, V _S	50% V _{CC}	1.3 V

Fig. 2 - Inputs or select to output propagation delays and output transition times.

Fig. 3 - Output Enable to output propagation delays.

CD54/74HC258 CD54/74HCT258

High-Speed CMOS Logic



Quad 2-Input Multiplexer with 3-State Inverting Outputs

Type Features:

- Buffered inputs
- Typical CD54/74HC258 propagation delay = 7 ns @ $V_{CC} = 5 V, C_L = 15 pF, T_A = 25^\circ C$

FUNCTIONAL DIAGRAM


The RCA-CD54/74HC258 and CD54/74HCT258 are quad 2-input multiplexers which select four bits of data from two sources under the control of a common Select input (S). The Output Enable input (\overline{OE}) is active LOW. When \overline{OE} is HIGH, all of the outputs ($1Y-4Y$) are in the high impedance state regardless of all other input conditions.

Moving data from two groups of registers to four common output busses is a common use of the 258. The state of the Select input determines the particular register from which the data comes. It can also be used as a function generator.


The CD54HC/HCT258 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT258 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT/HCU: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%, N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}



CD54/74HC258 Logic Diagram



CD54/74HCT258 Logic Diagram

CD54/74HC258 CD54/74HCT258

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
 (Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < $V_o < V_{CC} + 0.5$ V) ± 35 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 70 mA

POWER DISSIPATION PER PACKAGE (P_D):
 For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) 500 mW
 For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
 For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H) 500 mW
 For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
 For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW
 For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE F, H -55 to $+125^\circ$ C
 PACKAGE TYPE E, M -40 to $+85^\circ$ C

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ$ C

LEAD TEMPERATURE (DURING SOLDERING):
 At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C
 Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)
 with solder contacting lead tips only $+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC}^* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ$ C
Input Rise and Fall Times t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

FUNCTION TABLE

Output Enable	Select Input	Data Inputs		Output
\overline{OE}	S	I_0	I_1	\overline{Y}
H	X	X	X	Z
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

H = High level voltage
 L = Low level voltage
 X = Don't care.
 Z = High impedance (off) state



92CS-39815

TERMINAL ASSIGNMENT

CD54/74HC258 CD54/74HCT258

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC258/CD54HC258										CD74HCT258/CD54HCT258								UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to		5.5							
			6	4.2	—	—	4.2	—	4.2	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5									V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to			0.8	—	0.8	—	0.8	—	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5									
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—		V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—		to									
			6	5.9	—	—	5.9	—	5.9	—											
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	-6 -7.8	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—		V
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1											
			6	—	—	0.1	—	0.1	—	0.1											
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	6 7.8	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Grid	5.5	—	—	±0.1	—	±1	—	±1	—	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	— — 100	360 — 360	— — —	450 — 450	— — —	490 — 490	— — —	μA	
3-State leakage current I _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	—	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
Data	0.5
S	1.5
OE	1.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC258 CD54/74HCT258

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	CL (pF)	TYPICAL		UNITS
		HC	HCT	
nI _O , nI _I , to \bar{Y}	t _{PHL} t _{PLH}	15	7 11	ns
\bar{OE} to \bar{Y}	t _{PZL} t _{PZH}	15	11 11	ns
	t _{PLZ} t _{PHZ}	15	12 12	ns
S to \bar{Y}	t _{PHL} t _{PLH}	15	11 14	ns
Power Dissipation Capacitance*	C _{PD}	—	49 49	pF

*C_{PD} is used to determine the dynamic power consumption, per multiplexer.

P_D = V_{CC}²fi (C_{PD} + C_L) where: fi = input frequency
C_L = output load capacitance
V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS	
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, nI _O , nI _I , to \bar{Y} (Fig. 2)	t _{PLH}	2	—	95	—	—	—	120	—	—	—	145	—	—	ns
	t _{PHL}	4.5	—	19	—	27	—	24	—	34	—	29	—	41	
		6	—	15	—	—	—	20	—	—	—	25	—	—	
Propagation Delay S to \bar{Y} (Fig. 3)	t _{PLH}	2	—	140	—	—	—	175	—	—	—	210	—	—	ns
	t _{PHL}	4.5	—	28	—	34	—	35	—	43	—	42	—	51	
		6	—	24	—	—	—	30	—	—	—	36	—	—	
Propagation Delay \bar{OE} to Y (Fig. 4)	t _{PZL}	2	—	140	—	—	—	175	—	—	—	210	—	—	ns
	t _{PZH}	4.5	—	28	—	28	—	35	—	35	—	42	—	42	
		6	—	24	—	—	—	30	—	—	—	36	—	—	
Propagation Delay \bar{OE} to Y (Fig. 4)	t _{PLZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t _{PHZ}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time (Fig. 2)	t _{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	t _{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C _I		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C _O		—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC258 CD54/74HCT258




Fig. 2 - Select to output delays.




Fig. 4 - Output Enable to output propagation delays.





Fig. 3 - Select to output propagation delays.

	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_s	50% V_{CC}	1.3 V

High-Speed CMOS Logic

8-Bit Addressable Latch



FUNCTIONAL DIAGRAM

The RCA-CD54/74HC259 and CD54/74HCT259 Addressable Latch features the low-power consumption associated with CMOS circuitry and has speeds comparable to low-power Schottky.

This latch has three active modes and one reset mode. When both the Latch Enable (LE) and Master Reset (MR) inputs are low (8-line Demultiplexer mode) the output of the addressed latch follows the Data input and all other outputs are forced low. When both MR and LE are high (Memory Mode), all outputs are isolated from the Data input, i.e., all latches hold the last data presented before the LE transition from low to high. A condition of LE low and MR high (Addressable Latch mode) allows the addressed latch's output to follow the data input; all other latches are unaffected. The Reset mode (all outputs low) results when LE is high and MR is low.


The CD54HC259 and CD54HCT259 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC259 and CD74HCT259 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Type Features:

- Buffered inputs and outputs
- Four operating modes
- Typical propagation delay of 15 ns @ $V_{CC} = 5 V$, $C_L = 15 pF$, $T_A = +25^\circ C$

Family Features:

- Fanout (over temperature range): Standard outputs - 10 LSTTL loads
- Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range: CD74HC/HCT: -40 to $+85^\circ C$
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types: 2 to 6 V operation
- High noise immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT types: 4.5 to 5.5 V operation
- Direct LSTTL input logic compatibility $V_{IL} = 0.8 V$ max., $V_{IH} = 2 V$ min.
- CMOS input compatibility $I_L \leq 1 \mu A$ @ V_{OL} , V_{OH}




TERMINAL ASSIGNMENT

CD54/74HC259 CD54/74HCT259

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}): (Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_I < -0.5$ V OR $V_I > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_O < -0.5$ V OR $V_O > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_O) (FOR -0.5 V $< V_O < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{STG})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	265° C
Unit inserted into a PC board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	300° C



92CM-39254

Fig. 1 - Logic diagram.

CD54/74HC259 CD54/74HCT259

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For T_A = Full Package Temperature Range) V_{CC} : *			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{I1} , V_{O}	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t_r , t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

* Unless otherwise specified, all voltages are referenced to Ground.

TRUTH TABLE

INPUTS		Output of Address Latch	Each Other Output	Function
\overline{MR}	\overline{LE}			
H	L	D	Q_{i0}	Addressable Latch
H	H	Q_{i0}	Q_{i0}	Memory
L	L	D	L	8-Line Demultiplexer
L	H	L	L	Reset

LATCH SELECTION TABLE

Select Inputs			Latch Addressed
A2	A1	A0	
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7

H = High level L = Low level

D = The level at the data input

Q_{i0} = The level of Q_i ($i = 0, 1...7$, as appropriate) before the indicated steady-state input conditions were established.

CD54/74HC259 CD54/74HCT259

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC259, CD54HC259										CD74HCT259, CD54HCT259								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V
				4.5	3.15	—	—	3.15	—	3.15	—	—	5.5									
				6	4.2	—	—	4.2	—	4.2	—	—										
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V
				4.5	—	—	1.35	—	1.35	—	1.35	—	5.5									
				6	—	—	1.8	—	1.8	—	1.8	—										
High-Level Output Voltage	V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V
CMOS Loads				4.5	4.4	—	—	4.4	—	4.4	—											
				6	5.9	—	—	5.9	—	5.9	—											
TTL Loads		V _{IL} or V _{IH}		-4	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V
Low-Level Output Voltage	V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	V
CMOS Loads				4.5	—	—	0.1	—	0.1	—	0.1											
				6	—	—	0.1	—	0.1	—	0.1											
TTL Loads		V _{IL} or V _{IH}		4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V
				5.2	6	—	—	0.26	—	0.33	—	0.4										
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA
Quiescent Device Current	I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	μA
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads *
A0-A2, LE	1.5
D	1.2
MR	0.75

* Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC259 CD54/74HCT259

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{C}$, Input $t_r=6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL		UNITS
		HC	HCT	
Propagation Delay D to Q t_{PLH} t_{PHL}	15	15	16	ns
		14	16	ns
		15	17	ns
	15	13	16	ns
Power Dissipation Capacitance*	C_{PD}	21	22	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD}V_{CC}^2f_i + \sum C_L V_{CC}^2 f_o \quad \text{where } f_i = \text{input frequency, } f_o = \text{output frequency,}$$

$$C_L = \text{output load capacitance, } V_{CC} = \text{supply voltage.}$$




PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Pulse Width \overline{LE} t_{WL}	2	70	—	—	—	90	—	—	—	105	—	—	—	ns
	4.5	14	—	18	—	18	—	23	—	21	—	27	—	
	6	12	—	—	—	15	—	—	—	18	—	—	—	
\overline{MR} t_{WL}	2	70	—	—	—	90	—	—	—	105	—	—	—	ns
	4.5	14	—	18	—	18	—	23	—	21	—	27	—	
	6	12	—	—	—	15	—	—	—	18	—	—	—	
Set-up Time D to \overline{LE} t_{SU}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	17	—	20	—	21	—	24	—	26	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
A to \overline{LE} t_{SU}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	17	—	20	—	21	—	24	—	26	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
Hold Time D to \overline{LE} t_H	2	0	—	—	—	0	—	—	—	0	—	—	—	ns
	4.5	0	—	0	—	0	—	0	—	0	—	0	—	
	6	0	—	—	—	0	—	—	—	0	—	—	—	
A to \overline{LE} t_H	2	0	—	—	—	0	—	—	—	0	—	—	—	ns
	4.5	0	—	0	—	0	—	0	—	0	—	0	—	
	6	0	—	—	—	0	—	—	—	0	—	—	—	

CD54/74HC259 CD54/74HCT259

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS	
		25° C				-40° C to +85° C				-55° C to +125° C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Propagation Delay D to Q	t_{PLH}	2	—	185	—	—	—	230	—	—	—	280	—	—	ns
	t_{PHL}	4.5	—	37	—	39	—	46	—	49	—	56	—	59	
		6	—	31	—	—	—	39	—	—	—	48	—	—	
\overline{LE} to Q		2	—	170	—	—	—	215	—	—	—	255	—	—	ns
		4.5	—	34	—	38	—	43	—	48	—	51	—	57	
		6	—	29	—	—	—	37	—	—	—	43	—	—	
A to Q		2	—	185	—	—	—	230	—	—	—	280	—	—	ns
		4.5	—	37	—	41	—	46	—	51	—	56	—	61	
		6	—	31	—	—	—	39	—	—	—	48	—	—	
\overline{MR} to Q		2	—	155	—	—	—	195	—	—	—	235	—	—	ns
		4.5	—	31	—	39	—	39	—	49	—	47	—	59	
		6	—	26	—	—	—	33	—	—	—	40	—	—	
Output Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF




	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V

92CM-39256R1


Fig. 2 - AC Waveforms.

CD54/74HC259
CD54/74HCT259




**MR TO OUTPUT DELAY
AND MR PULSE WIDTH**

	54/74HC	54/74HCT
Input Level	V_{cc}	3 V
Switching Voltage, V_s	50% V_{cc}	1.3 V



DATA SETUP AND HOLD TIMES



ADDRESS SETUP AND HOLD TIMES


92CM-39259RI

Fig. 3 - AC Waveforms.

CD54/74HC273 CD54/74HCT273

High-Speed CMOS Logic

Octal D Flip-Flop with Reset



FUNCTIONAL DIAGRAM

Type Features:

- Common clock and asynchronous master reset
- Positive-edge triggering
- Buffered inputs
- Typical $f_{max} = 60 \text{ MHz}$ @ $V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ \text{ C}$

The RCA CD54/74HC273 and the CD54/74HCT273 high speed Octal D-Type Flip-Flops with a direct clear input are manufactured with silicon-gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits.

Information at the D input is transferred to the Q outputs on the positive-going edge of the clock pulse. All eight Flip-Flops are controlled by a common clock (CP) and a common reset ($\overline{\text{MR}}$). Resetting is accomplished by a low voltage level independent of the clock. All eight Q outputs are reset to a logic 0.

The CD54HC273 and CD54HCT273 are supplied in 20-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC273 and CD74HCT273 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}




Fig. 1 - Logic diagram.

CD54/74HC273 CD54/74HCT273

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):

(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR V_i < -0.5 V OR V_i > V_{cc} + 0.5 V) ±20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR V_o < -0.5 V OR V_o > V_{cc} + 0.5 V) ±20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < V_o < V_{cc} + 0.5 V) ±25 mA

DC V_{cc} OR GROUND CURRENT, PER PIN (I_{cc}): ±50 mA

POWER DISSIPATION PER PACKAGE (P_o):

For T_A = -40 to +60° C (PACKAGE TYPE E) 500 mW

For T_A = +60 to +85° C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW

For T_A = -55 to +100° C (PACKAGE TYPE F, H) 500 mW

For T_A = +100 to +125° C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW

For T_A = -40 to +70° C (PACKAGE TYPE M) 400 mW

For T_A = +70 to +125° C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to +125° C

PACKAGE TYPE E, M -40 to +85° C

STORAGE TEMPERATURE (T_{stg}) -65 to +150° C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265° C

Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)

with solder contacting lead tips only +300° C

TRUTH TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUT
RESET (MR)	CLOCK CP	DATA D _n	Q
L	X	X	L
H	↗	H	H
H	↗	L	L
H	L	X	Q ₀

H = High Level (Steady State)

L = Low Level (Steady State)

X = Irrelevant

↗ = Transition from Low to High Level

Q₀ = The Level of Q Before the Indicated Steady-State

Input Conditions were Established




Fig. 2 - Flip-Flop detail.

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For T _A = Full Package Temperature Range) V _{CC} :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage V _i , V _o	0	V _{CC}	V
Operating Temperature T _A : CD74 Types CD54 Types	-40 -55	+85 +125	°C °C
Input Rise and Fall Times, t _r , t _f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC273 CD54/74HCT273

STATIC ELECTRICAL CHARACTERISTICS


CHARACTERISTIC	CD74HC273/CD54HC273									CD74HCT273/CD54HCT273									UNITS					
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES			54HCT TYPES			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max		Min	Max			
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5 to 5.5	2	—	—	2	—	2	—	—	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	—	—	—	—	—	—	—	—	—	—	V	
			6	4.2	—	—	4.2	—	4.2	—	—	—	—	—	—	—	—	—	—	—	—	—	V	
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5 to 5.5	—	—	0.8	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	—	—	—	—	—	—	—	—	—	—	V	
			6	—	—	1.8	—	1.8	—	1.8	—	—	—	—	—	—	—	—	—	—	—	—	V	
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—	—	—	—	—	—	—	—	—	—	—	—	—	V	
			6	5.9	—	—	5.9	—	5.9	—	—	—	—	—	—	—	—	—	—	—	—	—	V	
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	—	V	
		-4	4.5	3.98	—	—	3.84	—	3.7	—	—	—	—	—	—	—	—	—	—	—	—	—	V	
		-5.2	6	5.48	—	—	5.34	—	5.2	—	—	—	—	—	—	—	—	—	—	—	—	—	V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V	
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—	—	—	—	—	—	—	—	—	—	—	—	V	
			6	—	—	0.1	—	0.1	—	0.1	—	—	—	—	—	—	—	—	—	—	—	—	V	
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	—	—	V	
		4	4.5	—	—	0.26	—	0.33	—	0.4	—	—	—	—	—	—	—	—	—	—	—	—	V	
		5.2	6	—	—	0.26	—	0.33	—	0.4	—	—	—	—	—	—	—	—	—	—	—	—	V	
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS#
MR	1.5
Data	0.4
CP	1.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.



TERMINAL ASSIGNMENT

CD54/74HC273
CD54/74HCT273

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION V _{CC} V	LIMITS												UNITS
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency f _{max} Fig. 3	2	6		—		5		—		4		—		MHz
	4.5	30		25		25		20		20		16		
	6	35		—		29		—		23		—		
\overline{MR} Pulse Width t _w Fig. 4	2	60		—		75		—		90		—		ns
	4.5	12		12		15		15		18		18		
	6	10		—		13		—		15		—		
Clock Pulse Width t _w Fig. 3	2	80		—		100		—		120		—		ns
	4.5	16		20		20		25		24		30		
	6	14		—		17		—		20		—		
Set-up Time Data to Clock t _{su} Fig. 5	2	60		—		75		—		70		—		ns
	4.5	12		12		15		15		18		18		
	6	10		—		13		—		15		—		
Hold Time Data to Clock t _h Fig. 5	2	3		—		3		—		3		—		ns
	4.5	3		3		3		3		3		3		
	6	3		—		3		—		3		—		
Removal Time \overline{MR} to Clock t _{REM}	2	50		—		65		—		75		—		ns
	4.5	10		10		13		13		15		15		
	6	9		—		11		—		13		—		

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	C _L pF	TYPICAL		UNITS
		HC	HCT	
Propagation Delay, Clock to Q t _{PLH} t _{PHL}	15	12	12	ns
Maximum Clock Frequency f _{max}	15	60	50	MHz
Power Dissipation Capacitance* C _{PD}	—	25	25	pF

*C_{PD} is used to determine the dynamic power consumption, per flip-flop.
P_D = C_{PD}V_{CC}²fi + Σ C_LV_{CC}²fo where fi = input frequency, fo = output frequency.
C_L = output load capacitance, V_{CC} = supply voltage.

CD54/74HC273 CD54/74HCT273

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC	TEST CONDITION	LIMITS										UNITS		
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC			54HCT	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.
Propagation Delay Clock to Output Fig. 3	t_{PLH}	2	150	—	—	190	—	—	—	225	—	—	ns	
	t_{PHL}	4.5	30	30	38	38	45	45	45	45	45	ns		
	V_{CC} V	6	26	—	—	30	—	—	38	—	—			
Propagation Delay $\overline{\text{MR}}$ to Output Fig. 4	t_{PHL}	2	150	—	—	190	—	—	—	225	—	—	ns	
	V_{CC} V	4.5	30	32	38	40	45	48	45	48	48	ns		
	V_{CC} V	6	26	—	—	33	—	—	38	—	—			
Output Transition Time Fig. 6	t_{TLH}	2	75	—	—	95	—	—	—	110	—	—	ns	
	t_{THL}	4.5	15	15	19	19	22	22	22	22	22	ns		
	V_{CC} V	6	13	—	—	16	—	—	19	—	—			
Input Capacitance	C_i	—	10	10	10	10	10	10	10	10	10	pF		




Fig. 3 - Clock to output delays and clock pulse width.





Fig. 4 - Master reset pulse width. Master reset to output delay and master reset to clock recovery time.



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_S	$50\% V_{CC}$	1.3 V

Fig. 5 - Data set-up and hold times.





Fig. 6 - Transition times.

CD54/74HC280 CD54/74HCT280

High-Speed CMOS Logic



9-Bit Odd/Even Parity Generator/Checker

Type Features:

- Typical propagation delay = 17ns @ $V_{CC} = 5V$, $C_L = 15pF$, $T_A = 25^\circ C$
- Replaces 74LS180 types
- Easily cascadable

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LS_{TTL} Loads

- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, V_{CC} ,
 $N_{IH} = 30\%$ of V_{CC} : @ $V_{CC} = 5V$

The RCA-CD54/74HC280 and CD54/74HCT280 are 9-bit odd/even parity, generator checker devices. Both even and odd parity outputs are available for checking or generating parity for words up to nine bits long. Even parity is indicated (ΣE output is high) when an even number of data inputs is high. Odd parity is indicated (ΣO output is high) when an odd number of data inputs is high. Parity checking for words larger than 9 bits can be accomplished by tying the

ΣE output to any input of an additional HC/HCT280 parity checker.

The CD54HC280 and CD54HCT280 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC280 and CD74HCT280 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).




Fig. 1 — Logic Diagram

CD54/74HC280

CD54/74HCT280

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	-0.5 to + 7 V
(Voltages referenced to ground)	
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{Stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V_{IN}, V_{OUT}	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC280 CD54/74HCT280

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC280/CD54HC280										CD74HCT280/CD54HCT280								UNITS		
	TEST CONDITIONS			74HC/54HC SERIES			74HC SERIES		54HC SERIES		TEST CONDITIONS		74HCT/54HCT SERIES			74HCT SERIES		54HCT SERIES			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage V _{OH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V	
			4.5	3.15	—	—	3.15	—	3.15	—	to	2	—	—	2	—	2	—			
			6	4.2	—	—	4.2	—	4.2	—	5.5										
Low-Level Input Voltage V _{OL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V	
			4.5	—	—	1.35	—	1.35	—	1.35	to	—	—	0.8	—	0.8	—	0.8	—		
			6	—	—	1.8	—	1.8	—	1.8	5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—											
			6	5.9	—	—	5.9	—	5.9	—											
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V	
		-4	4.5	3.98	—	—	3.84	—	3.7	—											
		-5.2	6	5.48	—	—	5.34	—	5.2	—											
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V	
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1											
			6	—	—	0.1	—	0.1	—	0.1											
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V	
		4	4.5	—	—	0.26	—	0.33	—	0.4											
		5.2	6	—	—	0.26	—	0.33	—	0.4											
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1 to 5.5	4.5	—	—	100	360	—	450	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
ALL	1

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC280

CD54/74HCT280

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{ C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	SYMBOL	TYPICAL		UNITS
			HC	HCT	
Propagation Delay Any Input to ΣO	15	t_{PHL} t_{PLH}	17	19	ns
Any Input to ΣE	15	t_{PHL} t_{PLH}	17	18	ns
Power Dissipation Capacitance*	—	C_{PD}	58	58	pF

* C_{PD} is used to determine the dynamic power consumption, per package.


$$PD = V_{CC}^2 f_i (C_{PD} + C_L) \text{ where } f_i = \text{input frequency,}$$

C_L = output load capacitance.

V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)


CHARACTERISTIC	SYMBOL	V_{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Any Input to ΣO	t_{PLH} t_{PHL}	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
		4.5	—	40	—	45	—	50	—	56	—	60	—	68	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
Any Input to ΣE	t_{PLH} t_{PHL}	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
		4.5	—	40	—	42	—	50	—	53	—	60	—	63	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
Output Transition Time	t_{TLH} t_{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	pF	



92CS-38412RI

	54/74HC	54/74HCT
INPUT LEVEL	V_{CC}	3 V
SWITCHING VOLTAGE, V_S	50% V_{CC}	1.3 V


Fig. 2 — Propagation delay and transition times.



92CS-36835RI

TERMINAL ASSIGNMENT

High-Speed CMOS Logic



4-Bit Binary Full Adder With Fast Carry

Type Features:

- Adds two binary numbers
- Full internal lookahead
- Fast ripple carry for economical expansion
- Operates with both positive and negative logic

FUNCTIONAL DIAGRAM


The RCA-CD54/74HC283 and CD54/74HCT283 are binary-full adders that add two 4-bit binary numbers and generate a carry-out bit if the sum exceeds 15.

Because of the symmetry of the add function, this device can be used with either all active-High operands (positive logic) or with all active-Low operands (negative logic). When using positive logic the carry-in input must be tied low if there is no carry-in.

The CD54HC/HCT283 are supplied in 16-lead hermetic dual-in-line frit seal ceramic packages (F suffix). The CD74HC/HCT283 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ,
@ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_I \leq 1 \mu A$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC283 CD54/74HCT283




Fig. 1 - Logic diagram for HC/HCT types.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT, (I_{CC}):	± 50 mA
POWER DISSIPATION PER PACKAGE (P_b):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

CD54/74HC283
CD54/74HCT283

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC283/CD54HC283										CD74HCT283/CD54HCT283										UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES			TEST CONDITIONS			74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C				
				Min	Typ	Max	Min	Max	Min	Max	Min			Typ	Max	Min	Max	Min	Max	Min		Max	
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
				4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
				6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
				4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
				6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage	V _{OH}	V _{IL} or -0.02		2	1.9	—	—	1.9	—	1.9	—	V _{IL} or 4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V	
CMOS Loads				4.5	4.4	—	—	4.4	—	4.4	—	V _{IH}	6	5.9	—	—	5.9	—	5.9	—			
TTL Loads		V _{IL} or -4		4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or 4.5	3.98	—	—	3.84	—	3.7	—		V		
		V _{IH}		-5.2	6	5.48	—	—	5.34	—	5.2	V _{IH}											
Low-Level Output Voltage	V _{OL}	V _{IL} or 0.02		2	—	—	0.1	—	0.1	—	0.1	V _{IL} or 4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V	
CMOS Loads				4.5	—	—	0.1	—	0.1	—	0.1	V _{IH}											
				6	—	—	0.1	—	0.1	—	0.1												
TTL Loads		V _{IL} or 4		4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or 4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V	
		V _{IH}		5.2	6	—	—	0.26	—	0.33	—	V _{IH}											
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA		
Quiescent Device Current	I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA		
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA		

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
C _{IN}	1.5
B1, A1, A0	1
B0	0.4
B3, A3, A2, B2	0.5

* Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC283

CD54/74HCT283

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_I , V_O	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t_r , t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

* Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5$ V, $T_A = 25^\circ$ C, Input t_r , $t_f = 6$ ns)

CHARACTERISTIC	CL (pF)	TYPICAL VALUES		UNITS	
		HC	HCT		
Propagation Delay,				ns	
C_{IN} to S0	t_{PLH} , t_{PHL}	15	13		
C_{IN} to S1	t_{PLH} , t_{PHL}	15	15		
C_{IN} to S2	t_{PLH} , t_{PHL}	15	16		
C_{IN} to C_{OUT}	t_{PLH} , t_{PHL}	15	16		
C_{IN} to S3	t_{PHL} , t_{PLH}	15	19		
A_n , B_n to C_{OUT}	t_{PHL} , t_{PLH}	15	16		
A_n , B_n to S_n	t_{PHL} , t_{PLH}	15	18	21	
Power Dissipation Capacitance *	C_{PD}	—	70	82	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = V_{CC}^2 f_i (C_{PD} + C_L) \text{ where: } f_i = \text{input frequency}$$


$$C_L = \text{output load capacitance}$$

$$V_{CC} = \text{supply voltage}$$

CD54/74HC283 CD54/74HCT283

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC	TEST CONDITION	V_{CC} V	LIMITS										UNITS			
			25° C				-40° C to +85° C				-55° C to +125° C					
			HC		HCT		74HC		74HCT		54HC			54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.	
Propagation Delay	t_{PLH}	2	—	160	—	—	—	—	200	—	—	—	240	—	—	ns
	t_{PHL}	4.5	—	32	—	31	—	—	40	—	39	—	48	—	47	
	C_{IN} to S_0	6	—	27	—	—	—	—	34	—	—	—	41	—	—	
C_{IN} to S_1	t_{PLH}	2	—	180	—	—	—	—	225	—	—	—	270	—	—	
	t_{PHL}	4.5	—	36	—	43	—	—	45	—	54	—	54	—	65	
	6	—	31	—	—	—	—	38	—	—	—	—	46	—	—	
C_{IN} to S_2 , C_{IN} to C_{OUT}	t_{PLH}	2	—	195	—	—	—	—	245	—	—	—	295	—	—	
	t_{PHL}	4.5	—	39	—	46	—	—	49	—	58	—	59	—	69	
	6	—	33	—	—	—	—	42	—	—	—	—	50	—	—	
C_{IN} to S_3	t_{PLH}	2	—	230	—	—	—	—	290	—	—	—	345	—	—	
	t_{PHL}	4.5	—	46	—	53	—	—	58	—	66	—	69	—	80	
	6	—	39	—	—	—	—	49	—	—	—	—	59	—	—	
A_n, B_n to C_{OUT}	t_{PLH}	2	—	195	—	—	—	—	245	—	—	—	295	—	—	
	t_{PHL}	4.5	—	39	—	48	—	—	49	—	60	—	59	—	72	
	6	—	33	—	—	—	—	42	—	—	—	—	50	—	—	
A_n, B_n to S_n	t_{PLH}	2	—	210	—	—	—	—	265	—	—	—	315	—	—	
	t_{PHL}	4.5	—	42	—	49	—	—	53	—	61	—	63	—	74	
	6	—	36	—	—	—	—	45	—	—	—	—	54	—	—	
Output Transition Time	t_{TLH}	2	—	75	—	—	—	—	95	—	—	—	110	—	—	
	t_{THL}	4.5	—	15	—	15	—	—	19	—	19	—	22	—	22	
	6	—	13	—	—	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	—	10	—	10	—	10	—	10	pF




92CS-36948RI

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 2 - Transition and propagation delay times.

CD54/74HC297 CD54/74HCT297

High-Speed CMOS Logic



TERMINAL ASSIGNMENT

Digital Phase-Locked-Loop Filter

Type Features:

- Digital design avoids analog compensation errors
- Easily cascadable for higher order loops
- Useful frequency range:
DC to 55 MHz typical (k-clock)
DC to 35 MHz typical (I/D-clock)
- Dynamically variable bandwidth
- Very narrow bandwidth attainable
- Power-on reset
- Output capability:
Standard - XORPD_{OUT}, ECPD_{OUT}
Bus driver - I/D_{OUT}

The RCA-CD54/74HC/HCT297 are high-speed silicon-gate CMOS devices that are pin-compatible with low power Schottky TTL (LSTTL).

These devices are designed to provide a simple, cost-effective solution to high-accuracy, digital, phase-locked-loop applications. They contain all the necessary circuits, with the exception of the divide-by-N counter, to build first-order phase-locked-loops.

Both EXCLUSIVE-OR (XORPD) and edge-controlled phase detectors (ECPD) are provided for maximum flexibility. The input signals for the EXCLUSIVE-OR phase detector must have a 50% duty factor to obtain the maximum lock-range.


Proper partitioning of the loop function, with many of the building blocks external to the package, makes it easy for the designer to incorporate ripple cancellation (see Fig. 2) or to cascade to higher order phase-locked-loops.

The length of the up/down K-counter is digitally programmable according to the K-counter function table. With A, B, C and D all LOW, the K-counter is disabled. With A HIGH and B, C and D LOW, the K-counter is only three stages long, which widens the bandwidth or capture range and shortens the lock time of the loop. When A, B, C and D are all programmed HIGH, the K-counter becomes seventeen stages long, which narrows the bandwidth or capture range and lengths the lock time. Real-time control of loop bandwidth by manipulating the A to D inputs can maximum the overall performance of the digital phase-locked-loop.

The CD54/74HC/HCT297 can perform the classic first-order phase-locked-loop function without using analog components. The accuracy of the digital phase-locked-loop (DPLL) is not affected by V_{CC} and temperature variations but depends solely on accuracies of the K-clock and loop propagation delays.

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
N_{IL} = 30%, N_{IH} = 30% of V_{CC}; @ V_{CC} = 5 V
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
V_{IL} = 0.8 V Max., V_{IH} = 2 V Min.
CMOS Input Compatibility
I_I ≤ 1 μA @ V_{OL}, V_{OH}



FUNCTIONAL DIAGRAM

CD54/74HC297 CD54/74HCT297

The phase detector generates an error signal waveform that, at zero phase error, is a 50% duty factor square wave. At the limits of linear operation, the phase detector output will be either HIGH or LOW all of the time depending on the direction of the phase error ($\phi_{IN} - \phi_{OUT}$). Within these limits the phase detector output varies linearly with the input phase error according to the gain K_d , which is expressed in terms of phase detector output per cycle or phase error. The phase detector output can be defined to vary between ± 1 according to the relation:

$$\text{phase detector output} = \frac{\% \text{HIGH} - \% \text{LOW}}{100}$$

The output of the phase detector will be $K_d \phi_e$, where the phase error

$$\phi_e = \phi_{IN} - \phi_{OUT}$$

EXCLUSIVE-OR phase detectors (XORPD) and edge-controlled phase detectors (ECPD) are commonly used digital types. The ECPD is more complex than the XORPD logic function but can be described generally as a circuit that changes states on one of the transitions of its inputs. The gain (K_d) for an XORPD is 4 because its output remains HIGH (XORPD_{OUT} = 1) for a phase error of ¼ cycle.

Similarly, K_d for the ECPD is 2 since its output remains HIGH for a phase error of ½ cycle. The type of phase detector will determine the zero-phase-error point, i.e., the phase separation of the phase detector inputs for a ϕ_e defined to be zero. For the basic DPLL system of Fig. 3, $\phi_e = 0$ when the phase detector output is a square wave.

The XORPD inputs are ¼ cycle out-of-phase for zero phase error. For the ECPD, $\phi_e = 0$ when the inputs are ½ cycle out of phase.

The phase detector output controls the up/down input to the K-counter. The counter is clocked by input frequency Mf_c which is a multiple M of the loop center frequency f_c . When the K-counter recycles up, it generates a carry pulse. Recycling while counting down generates a borrow pulse. If the carry and the borrow outputs are conceptually combined into one output that is positive for a carry and negative for a borrow, and if the K-counter is considered as a frequency divider with the ratio Mf_c/K , the output of the K-counter will equal the input frequency multiplied by the division ratio. Thus the output from the K-counter is $(K_d \phi_e Mf_c)/K$.

The carry and borrow pulses go to the increment/decrement (I/D) circuit which, in the absence of any carry or borrow pulses has an output that is ½ of the input clock (I/D_{CP}). The input clock is just a multiple, 2N, of the loop center frequency. In response to a carry or borrow pulse, the I/D circuit will either add or delete a pulse at I/D_{OUT}. Thus the output of the I/D circuit will be $Nf_c + (K_d \phi_e Mf_c)/2K$.

The output of the N-counter (or the output of the phase-locked-loop) is thus:

$$f_o = f_c + (K_d \phi_e Mf_c)/2KN$$

If this result is compared to the equation for a first-order analog phase-locked-loop, the digital equivalent of the gain of the VCO is just $Mf_c/2KN$ or f_c/K for $M = 2N$.

Thus, the simple first-order phase-locked-loop with an adjustable K-counter is the equivalent of an analog phase-locked-loop with a programmable VCO gain.

The CD54HC297 and CD54HCT297 are supplied in 16-lead hermetic dual-in-line frit-seal ceramic packages (F suffix). The CD74HC297 and CD74HCT297 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

**K COUNTER FUNCTION TABLE
(DIGITAL CONTROL)**

D	C	B	A	MODULO (K)
L	L	L	L	Inhibited
L	L	L	H	2 ³
L	L	H	L	2 ⁴
L	L	H	H	2 ⁵
L	H	L	L	2 ⁶
L	H	L	H	2 ⁷
L	H	H	L	2 ⁸
L	H	H	H	2 ⁹
H	L	L	L	2 ¹⁰
H	L	L	H	2 ¹¹
H	L	H	L	2 ¹²
H	L	H	H	2 ¹³
H	H	L	L	2 ¹⁴
H	H	L	H	2 ¹⁵
H	H	H	L	2 ¹⁶
H	H	H	H	2 ¹⁷

**FUNCTION TABLE
EXCLUSIVE-OR PHASE DETECTOR**

ϕ_{A1}	ϕ_B	XORPD OUT
L	L	L
L	H	H
H	L	H
H	H	L

**FUNCTION TABLE
EDGE-CONTROLLED PHASE DETECTOR**

ϕ_{A2}	ϕ_B	ECPD OUT
H or L		H
	H or L	L
H or L		No Change
	H or L	No Change

H = steady-state high level

L = steady-state low level

= transition from high to low

= transition from low to high

CD54/74HC297 CD54/74HCT297

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC297/CD54HC297										CD74HCT297/CD54HCT297								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V _i V	I _o mA	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C		V _i V	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—		5.5										
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL}	#	I/D								V _{IL}											
Bus Driver and Standard Output	or V _{IH}	-4	-6	4.5	3.98	—	—	3.84	—	3.7	—	4.5	3.98	—	—	3.84	—	3.7	—	—	V	
		-5.2	-7.8	6	5.48	—	—	5.34	—	5.2	—	V _{IH}										
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02		2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	V
CMOS Loads				4.5	—	—	0.1	—	0.1	—	0.1											
				6	—	—	0.1	—	0.1	—	0.1											
TTL Loads	V _{IL}	#	I/D								V _{IL}											
Bus Driver and Standard Output	or V _{IH}	4	6	4.5	—	—	0.26	—	0.33	—	0.4	4.5	—	—	0.26	—	0.33	—	0.4	—	V	
		5.2	7.8	6	—	—	0.26	—	0.33	—	0.4	V _{IH}										
Input Leakage Current I _i	V _{cc} or Gnd			6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA
Quiescent Device Current I _{cc}	V _{cc} or Gnd	0		6	—	—	8	—	80	—	160	V _{cc} or Gnd	5.5	—	—	8	—	80	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{cc} *												V _{cc} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA	

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

XORPD, ECPD

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
EN _{CTR} , D/ \bar{U}	0.3
A, B, C, D, K _{CP} , ϕA_2	0.6
I/D _{CP} , ϕA_1 , ϕB	1.5

* Unit Load is ΔI_{cc} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC297 CD54/74HCT297

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	V _{CC}	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency f _{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	4.5	30	—	30	—	24	—	24	—	20	—	20	—	
	6	35	—	—	—	28	—	—	—	24	—	—	—	
1/D _{CP}	2	4	—	—	—	3	—	—	—	2	—	—	—	MHz
	4.5	20	—	20	—	16	—	16	—	13	—	13	—	
	6	24	—	—	—	19	—	—	—	15	—	—	—	
Clock Pulse Width t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	16	—	20	—	20	—	24	—	24	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
K _{CP}	2	125	—	—	—	155	—	—	—	190	—	—	—	ns
	4.5	25	—	25	—	31	—	31	—	38	—	38	—	
	6	21	—	—	—	26	—	—	—	32	—	—	—	
Setup Time D/ \bar{U} , EN _{CTR} to K _{CP} t _{SU}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
	4.5	20	—	20	—	25	—	25	—	30	—	30	—	
	6	17	—	—	—	21	—	—	—	26	—	—	—	
Hold Time D/ \bar{U} , EN _{CTR} to K _{CP} t _H	2	0	—	—	—	0	—	—	—	0	—	—	—	ns
	4.5	0	—	0	—	0	—	0	—	0	—	0	—	
	6	0	—	—	—	0	—	—	—	0	—	—	—	

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	V _{CC}	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, I/D _{CP} to I/D _{OUT} t _{PLH} t _{PHL}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	4.5	—	35	—	35	—	44	—	44	—	53	—	53	
	6	—	30	—	—	—	34	—	—	—	43	—	—	
φA ₁ , φB to XORPD _{OUT}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
	6	—	26	—	—	—	33	—	—	—	38	—	—	
φB, φA ₂ to ECPD _{OUT}	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
	4.5	—	40	—	40	—	50	—	50	—	60	—	60	
	6	—	34	—	—	—	43	—	—	—	51	—	—	
Output Transition Time XORPD _{OUT} : t _{TLH} ECPD _{OUT} : t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	6	—	13	—	—	—	16	—	—	—	19	—	—	
I/D _{OUT}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
	6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance C _I	—	—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC297 CD54/74HCT297




Fig. 1 - Logic diagram.

CD54/74HC297 CD54/74HCT297




Fig. 2 - DPLL using both phase detectors in a ripple-cancellation scheme.




Fig. 3 - DPLL using EXCLUSIVE-OR phase detection.




Fig. 4 - Timing diagram: I/D_{OUT} in-lock condition.




Fig. 5 - Timing diagram: edge-controlled phase comparator waveforms.






Fig. 6 - Timing diagram: EXCLUSIVE-OR phase detector waveforms.

CD54/74HC297 CD54/74HCT297




92CS-40452

Fig. 7 - Waveforms showing the clock (I/DCP) to output ($I/DOUT$) propagation delays, clock pulse width, output transition times and maximum clock pulse frequency.




92CS-40454

Fig. 8 - Waveforms showing the phase input (ϕ_B, ϕ_{A1}) to output ($XORPD_{out}$) propagation delays and output transition times.



92CS-40455

Fig. 9 - Waveforms showing the phase input (ϕ_B, ϕ_{A2}) to output ($ECPD_{out}$) propagation delays and output transition times.




92CS-40453

NOTE: THE SHADED AREAS INDICATE WHEN THE INPUT IS PERMITTED TO CHANGE FOR PREDICTABLE OUTPUT PERFORMANCE.

Fig. 10 - Waveforms showing the clock (K_{Cp}) pulse width and maximum clock pulse frequency, and the input ($D/\bar{U}, EN_{CTR}$) to clock (K_{Cp}) set-up and hold times.

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

High-Speed CMOS Logic



8-Bit Universal Shift Register; 3-State

Type Features:

- Four Operation Modes: Shift Left, Shift Right, Load and Store
- Can be cascaded for N-bit word lengths
- I/O₀-I/O₇ bus drive capability and 3-state for bus oriented applications
- Buffered inputs
- Typical $f_{MAX}=50$ MHz @ $V_{CC}=5$ V, $C_L=15$ pF, $T_A=25^\circ$ C

TERMINAL ASSIGNMENT

The RCA-CD54/74HC299 and CD54/74HCT299 are 8-bit shift/storage registers with 3-state bus interface capability. The register has four synchronous-operating modes controlled by the two select inputs as shown in the mode select (S0, S1) table. The mode select, the serial data (DS0, DS7) and the parallel data (I/O₀-I/O₇) respond only to the low-to-high transition of the clock (CP) pulse. S0, S1 and data inputs must be one set-up time prior to the clock positive transition.

The Master Reset (\overline{MR}) is an asynchronous active low input. When \overline{MR} output is low, the register is cleared regardless of the status of all other inputs. The register can be expanded by cascading same units by tying the serial output (Q0) to the serial data (DS7) input of the preceding register, and tying the serial output (Q7) to the serial data (DS0) input of the following register. Recirculating the (n x 8) bits is accomplished by tying the Q7 of the last stage to the DS0 of the first stage.

The 3-state input/output (I/O) port has three modes of operation:

1. Both output enable ($\overline{OE1}$ and $\overline{OE2}$) inputs are low and S0 or S1 or both are low, the data in the register is presented at the eight outputs.
2. When both S0 and S1 are high, I/O terminals are in the high impedance state but being input ports, ready for parallel data to be loaded into eight registers with one clock transition regardless of the status of $\overline{OE1}$ and $\overline{OE2}$.
3. Either one of the two output enable inputs being high will force I/O terminals to be in the off-state. It is noted that each I/O terminal is a 3-state output and an CMOS buffer input.

The CD54HC299 and CD54HCT299 are supplied in 20-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC299 and CD74HCT299 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ; @ $V_{CC}=5$ V
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL}=0.8$ V Max., $V_{IH}=2$ V Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}

CD54/74HC299

CD54/74HCT299

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{cc} + 0.5$ V)	
For Q Outputs	± 25 mA
For I/O Outputs	± 35 mA
DC V_{cc} OR GROUND CURRENT (I_{cc})	± 70 mA
POWER DISSIPATION PER PACKAGE (P_o):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +40$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING TEMPERATURE RANGE (T_A)	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, V_i, V_o	0	V_{cc}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times, t_r, t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.




Fig. 1 — Function diagram.

CD54/74HC299 CD54/74HCT299

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC299/CD54HC299										CD74HCT299/CD54HCT299								UNITS		
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5									V
			4.5	3.15	—	—	3.15	—	3.15	—		to	2	—	—	2	—	2	—		
			6	4.2	—	—	4.2	—	4.2	—		5.5									
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5		4.5									V
			4.5	—	—	1.35	—	1.35	—	1.35		to	—	—	0.8	—	0.8	—	0.8	—	
			6	—	—	1.8	—	1.8	—	1.8		5.5									
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}										V
or			4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—		
CMOS Loads	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}										
TTL Loads	V _{IL}	Qn	I/On								V _{IL}										
Bus Driver and	or	-4	-6	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	V
Standard Output	V _{IH}	-5.2	-7.8	6	5.48	—	—	5.34	—	5.2	—	V _{IH}									
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}										V
or			4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1	
CMOS Loads	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}									
TTL Loads	V _{IL}	Qn	I/On								V _{IL}										
Bus Driver and	or	4	6	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	V
Standard Output	V _{IH}	5.2	7.8	6	—	—	0.26	—	0.33	—	0.4	V _{IH}									
Input Leakage Current I _I	V _{CC} or Gnd			6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0		6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA
3-State Leakage Current	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	—	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
S1, MR	0.25
I/O ₀ -I/O ₇	0.25
DS0, DS7	0.25
S0, CP	0.6
OE1, OE2	0.3

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC299 CD54/74HCT299




Fig. 2 — Logic diagram.

92CL-37003R2




Fig. 3 — Flip-Flop detail (D0-D7).

92CS-38782

MODE SELECT-FUNCTION TABLE

REGISTER OPERATING MODES

FUNCTION	INPUTS							REGISTER OUTPUTS						
	MR	CP	S0	S1	DS0	DS7	I/O _n	Q0	Q1	...	Q6	Q7		
Reset (Clear)	L	X	X	X	X	X	X	L	L	...	L	L		
Shift Right	H		h	l	l	X	X	L	q ₀	...	q ₅	q ₆		
Shift Left	H		l	h	X	l	X	q ₁	q ₂	...	q ₇	L		
Hold (do nothing)	H		l	l	X	X	X	q ₀	q ₁	...	q ₆	q ₇		
Parallel Load	H		h	h	X	X	l	L	L	...	L	L		
	H		h	h	X	X	h	H	H	...	H	H		

CD54/74HC299
CD54/74HCT299

MODE-SELECT FUNCTION TABLE
3-STATE I/O PORT OPERATING MODE

FUNCTION	INPUTS				Qn (Register)	I/O0 --- I/O7
	OE1	OE2	S0	S1		
Read Register	L	L	L	X	L	L
	L	L	L	X	H	H
	L	L	X	L	L	L
	L	L	X	L	H	H
Load Register	X	X	H	H	Qn = I/On	I/On = Inputs
Disable I/O	H	X	X	X	X	(Z)
	X	H	X	X	X	(Z)

H = Input voltage high level. X = Voltage level on logic status don't care.
 h = Input voltage high one set-up time prior clock transition. Z = Output in high impedance state.
 L = Input voltage low level. ↘ = Low-to-high clock transition.
 l = Input voltage low one set-up time prior clock transition.
 qn = Lower case letter indicates the state of the referenced output one set-up time prior clock transition.

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	C _L (pF)	TYPICAL VALUES		UNITS
			HC	HCT	
Propagation Delay Clock to I/O Outputs (Fig. 4)	t _{PLH}	15	17	19	ns
	t _{PHL}				
	t _{PHL}				
Clock Q0 or Q7 (Fig. 4)					
MR to Outputs (Fig. 5)	t _{PHL}	15	17	19	
Output Enable and Disable Times (Fig. 6 & 7)	t _{PZL} , t _{PZH} t _{PLZ} , t _{PHZ}	15	10,13,15	10,13,15	
Power Dissipation Capacitance	C _{PD} *	—	150	170	pF

*C_{PD} is used to determine the dynamic power consumption, per register.

PD = C_{PD} V_{CC}² f_i + Σ (C_L V_{CC}² f_o) where:

f_i = input frequency C_L = output load capacitance
 f_o = output frequency V_{CC} = supply voltage

Pre-requisite for Switching Function

CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency	f _{MAX}	2	6	—	—	5	—	—	—	4	—	—	—	MHz	
		4.5	30	—	25	25	—	20	—	20	—	16	—		
		6	35	—	—	29	—	—	—	23	—	—	—		
MR Pulse Width (Fig. 5)	t _w	2	50	—	—	65	—	—	—	75	—	—	—	ns	
		4.5	10	—	15	13	—	19	—	15	—	22	—		
		6	9	—	—	11	—	—	—	13	—	—	—		
Clock Pulse Width (Fig. 4)	t _w	2	80	—	—	100	—	—	—	120	—	—	—	ns	
		4.5	16	—	20	20	—	25	—	24	—	30	—		
		6	14	—	—	17	—	—	—	20	—	—	—		
Setup Time DS0, DS7, I/On to Clock (Fig. 8)	t _{SU}	2	100	—	—	125	—	—	—	150	—	—	—	ns	
		4.5	20	—	20	25	—	25	—	30	—	30	—		
		6	17	—	—	21	—	—	—	26	—	—	—		
Hold Time DS0, DS7, I/On, S0, S1 to Clock (Fig. 8)	t _H	2	0	—	—	0	—	—	—	0	—	—	—	ns	
		4.5	0	—	0	0	—	0	—	0	—	0	—		
		6	0	—	—	0	—	—	—	0	—	—	—		
Recovery Time MR to Clock (Fig. 5)	t _{REC}	2	5	—	—	5	—	—	—	5	—	—	—	ns	
		4.5	5	—	5	5	—	5	—	5	—	5	—		
		6	5	—	—	5	—	—	—	5	—	—	—		
Setup Time S1, S0 to Clock	t _{SU}	2	120	—	—	150	—	—	—	180	—	—	—	ns	
		4.5	24	—	27	30	—	34	—	36	—	41	—		
		6	20	—	—	26	—	—	—	31	—	—	—		


CD54/74HC299

CD54/74HCT299

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r=6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Clock to I/O Output (Fig. 4)	t _{PLH} t _{PHL}	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
		4.5	—	40	—	45	—	50	—	56	—	60	—	68	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
		2	—	200	—	—	—	250	—	—	—	300	—	—	
		4.5	—	40	—	45	—	50	—	56	—	60	—	68	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
Propagation Delay MR to Output (Fig. 5)	t _{PHL}	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
		4.5	—	40	—	46	—	50	—	58	—	60	—	69	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
Output High-Z to High Level (Fig. 6)	t _{PZH}	2	—	155	—	—	—	195	—	—	—	235	—	—	ns
		4.5	—	31	—	32	—	39	—	40	—	47	—	48	
		6	—	26	—	—	—	33	—	—	—	40	—	—	
Output High Level to High-Z (Fig. 6)	t _{PHZ}	2	—	185	—	—	—	230	—	—	—	280	—	—	ns
		4.5	—	37	—	37	—	46	—	46	—	56	—	56	
		6	—	31	—	—	—	39	—	—	—	48	—	—	
Output Low Level to High-Z (Fig. 7)	t _{PLZ}	2	—	155	—	—	—	195	—	—	—	235	—	—	ns
		4.5	—	31	—	32	—	39	—	40	—	47	—	48	
		6	—	26	—	—	—	33	—	—	—	40	—	—	
Output High-Z to Low Level (Fig. 7)	t _{PZL}	2	—	130	—	—	—	165	—	—	—	195	—	—	ns
		4.5	—	26	—	30	—	33	—	38	—	39	—	45	
		6	—	22	—	—	—	28	—	—	—	33	—	—	
Output Transition Time Q0, Q7 (Fig. 9)	t _{TLH} t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
		2	—	60	—	—	—	75	—	—	—	90	—	—	
		4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C _I	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C _O	—	—	20	—	20	—	20	—	20	—	20	—	20	


CD54/74HC299 CD54/74HCT299



	74/54 HC	74/54 HCT
INPUT LEVEL	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V

92CS-36997


Fig. 4 — Clock pre-requisite and propagation delays.



	74/54HC	74/54HCT
INPUT LEVEL	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V

92CS-36998


Fig. 5 — Master Reset pre-requisite and propagation delays.



	74/54 HC	74/54 HCT
INPUT LEVEL	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V
V _t	50% V _{CC}	1.3 V
V _w	90% V _{CC}	90% V _{CC}

92CS-36999RI


Fig. 6 — 3-state propagation delays.



	74/54 HC	74/54 HCT
INPUT LEVEL	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V
V _t	50% V _{CC}	1.3 V
V _w	10% V _{CC}	10% V _{CC}

92CS-37000RI


Fig. 7 — 3-state propagation delays.



	74/54 HC	74/54 HCT
INPUT LEVEL	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V
V _t	50% V _{CC}	1.3 V

92CS-37001RI

Fig. 8 — Data pre-requisite times.




	74/54 HC	74/54 HCT
INPUT LEVEL	V _{CC}	3 V

92CS-37002

Fig. 9 — Output transition times.

CD54/74HC354, CD54/74HCT354 CD54/74HC356, CD54/74HCT356

High-Speed CMOS Logic



8-Input Multiplexer/Register, 3-State

CD54/74HC/HCT354 — Transparent Data & Select Latches

CD54/74HC/HCT356 — Edge-Triggered Data Flip-Flops
Transparent Select Latches

Type Features:

- Buffered inputs
- 3-State Complementary Outputs
- Bus Line Driving Capability
- Typical propagation delay: $V_{CC} = 5V, C_L = 15 pF, T_A = 25^\circ C$
Data to Output (354) = 18 ns
Clock to Output (356) = 22 ns

The RCA-CD54/74HC/HCT354 and CD54/74HC/HCT356 are data selectors/multiplexers that select one of eight sources. In both the HC/HCT354 and HC/HCT356 the data select bits S0, S1, and S2 are stored in transparent latches that are enabled by a low latch enable input, \overline{LE} .

In the HC/HCT354 the data enable input, \overline{E} , controls transparent latches that pass data to the outputs when \overline{E} is high and latches in new data when \overline{E} is low.


In the HC/HCT356 the data is stored in edge-triggered flip-flops that are triggered by a low-to-high clock transition.

In both types the three-state outputs are controlled by three output-enable inputs $\overline{OE1}$, $\overline{OE2}$, and OE3.

The CD54HC/HCT354/356 are supplied in 20-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT354/356 are supplied in 20-lead plastic dual-in-line plastic packages (E suffix). The CD54/74HC/HCT354/356 are also supplied in chip form (H suffix). The CD74HC/HCT354/356 are also available in plastic surface mounted packages (M suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%, N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_I \leq 1 \mu A$ @ V_{OL}, V_{OH}




*E for 354
CP for 356

92CS-38863

TERMINAL ASSIGNMENT

CD54/74HC354, CD54/74HCT354 CD54/74HC356, CD54/74HCT356



Block Diagram


TRUTH TABLE

Inputs						Output Enables		Outputs	
Select #			Enable Data	Clock	Output Enables			Y	Y
S2	S1	S0	'HC354 'HCT354	'HC356 'HCT356	OE1	OE2	OE3	Y	Y
X	X	X	X	X	H	X	X	Z	Z
X	X	X	X	X	X	H	X	Z	Z
X	X	X	X	X	X	X	L	Z	Z
L	L	L	L	↗	L	L	H	D0	D0
L	L	L	H	↗	L	L	H	D0 _n	D0 _n
L	L	H	L	↗	L	L	H	D1	D1
L	L	H	H	↗	L	L	H	D1 _n	D1 _n
L	H	L	L	↗	L	L	H	D2	D2
L	H	L	H	↗	L	L	H	D2 _n	D2 _n
L	H	H	L	↗	L	L	H	D3	D3
L	H	H	H	↗	L	L	H	D3 _n	D3 _n
H	L	L	L	↗	L	L	H	D4	D4
H	L	L	H	↗	L	L	H	D4 _n	D4 _n
H	L	H	L	↗	L	L	H	D5	D5
H	L	H	H	↗	L	L	H	D5 _n	D5 _n
H	H	L	L	↗	L	L	H	D6	D6
H	H	L	H	↗	L	L	H	D6 _n	D6 _n
H	H	H	L	↗	L	L	H	D7	D7
H	H	H	H	↗	L	L	H	D7 _n	D7 _n

Notes


- H = high level (steady state)
- L = low level (steady state)
- X = irrelevant (any input, including transitions)
- Z = high-impedance state (off state)
- ↗ = transition from low to high level
- D0 ... D7 = the level of steady-state inputs at inputs D0 through D7, respectively, at the time of the low-to-high clock transition in the case of HC356
- D0_n ... D7_n = the level of steady state inputs D0 through D7, respectively, before the most recent low-to-high transition of data control or clock
- # This column shows the input address setup with \overline{LE} low

CD54/74HC354, CD54/74HCT354 CD54/74HC356, CD54/74HCT356



HC/HCT354 Logic Diagram

CD54/74HC354, CD54/74HCT354 CD54/74HC356, CD54/74HCT356



92CL-38885

HC/HCT356 Logic Diagram

CD54/74HC354, CD54/74HCT354 CD54/74HC356, CD54/74HCT356

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}) (Voltages referenced to ground)	-0.5 to +7V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	±20mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_i < -0.5$ V OR $V_i > 0.5$ V + V_{CC})	±20mA
DC DRAIN CURRENT, PER OUTPUT (I_O) (FOR -0.5 V < $V_O < V_{CC} + 0.5$ V)	±35mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	±70mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{STG})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_i, V_O	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ$ C
Input Rise and Fall Times t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC354, CD54/74HCT354 CD54/74HC356, CD54/74HCT356

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC354/356/CD54HC354/356										CD74HCT354/356/CD54HCT354/356								UNITS			
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min		Max	Min	Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to										
			6	4.2	—	—	4.2	—	4.2	—	—	5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5		—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to										
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	-6 -7.8	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	3.7	V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	6 7.8	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load Δ I _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5.0	—	±10	—	±10	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

CD54/74HC354, CD54/74HCT354 CD54/74HC356, CD54/74HCT356

HCT354 Input Loading Table

Input	Unit Loads*
D0-D7	0.50
S0, S1, S3	0.70
OE1, OE2	0.80
OE3	0.25
LE	0.25
E	0.60

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

HCT356 Input Loading Table

Input	Unit Loads*
D0-D7	0.50
S0, S1, S3	0.70
OE1, OE2	0.80
OE3	0.25
LE	0.25
CP	0.60

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

SWITCHING CHARACTERISTICS ($V_{CC} = 5 V$, $T_A = 25^\circ C$, Input $t_r, t_f = 6 ns$) — HC/HCT354

CHARACTERISTIC	C_L (pF)	SYMBOL	TYPICAL		UNITS
			54/74HC	54/74HCT	
Propagation Delay $D_n \rightarrow Y, \bar{Y}$	15	t_{PLH}, t_{PHL}	18	20	ns
$\bar{E} \rightarrow Y, \bar{Y}$	15	t_{PLH}, t_{PHL}	21	23	ns
$S_n \rightarrow Y, \bar{Y}$	15	t_{PLH}, t_{PHL}	22	25	ns
$\bar{L}\bar{E} \rightarrow Y, \bar{Y}$	15	t_{PLH}, t_{PHL}	24	25	ns
Output Disabling Time	15	t_{PLZ}, t_{PHZ}	13	13, 16	ns
Output Enabling Time	15	t_{PZL}, t_{PZH}	12, 13	14	ns
Power Dissipation Capacitance*	—	C_{PD}	90	92	pF

* C_{PD} is used to determine the dynamic power consumption, per device.
 $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where:
 f_i = input frequency,
 C_L = output load capacitance.
 V_{CC} = supply voltage

PREREQUISITE FOR SWITCHING FUNCTION — HC/HCT354

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
\bar{E} pulse width	t_{PLH} t_{PHL}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
$\bar{L}\bar{E}$ pulse width	t_{PLH} t_{PHL}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Set Up Times $D_n \rightarrow \bar{E}$	t_{SU}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
$S_n \rightarrow \bar{L}\bar{E}$	t_{SU}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
Hold Times $D_n \rightarrow \bar{E}$	t_H	2	45	—	—	—	55	—	—	—	70	—	—	—	ns
		4.5	9	—	9	—	11	—	11	—	14	—	14	—	
		6	8	—	—	—	9	—	—	—	12	—	—	—	
$S_n \rightarrow \bar{L}\bar{E}$	t_H	2	45	—	—	—	55	—	—	—	70	—	—	—	ns
		4.5	9	—	9	—	11	—	11	—	14	—	14	—	
		6	8	—	—	—	9	—	—	—	12	—	—	—	

CD54/74HC354, CD54/74HCT354 CD54/74HC356, CD54/74HCT356

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns) — HC/HCT354

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, $D_n \rightarrow Y, \bar{Y}$	t_{PLH} t_{PHL}	2	—	210	—	—	—	265	—	—	—	315	—	—	ns
		4.5	—	42	—	47	—	53	—	59	—	63	—	71	
		6	—	36	—	—	—	45	—	—	—	54	—	—	
$\bar{E} \rightarrow Y, \bar{Y}$	t_{PLH} t_{PHL}	2	—	250	—	—	—	315	—	—	—	375	—	—	ns
		4.5	—	50	—	54	—	63	—	68	—	75	—	81	
		6	—	43	—	—	—	54	—	—	—	64	—	—	
$S_n \rightarrow Y, \bar{Y}$	t_{PLH} t_{PHL}	2	—	260	—	—	—	325	—	—	—	390	—	—	ns
		4.5	—	52	—	59	—	65	—	74	—	78	—	89	
		6	—	44	—	—	—	55	—	—	—	66	—	—	
$\bar{L}\bar{E} \rightarrow Y, \bar{Y}$	t_{PLH} t_{PHL}	2	—	290	—	—	—	365	—	—	—	435	—	—	ns
		4.5	—	58	—	63	—	73	—	79	—	87	—	94	
		6	—	49	—	—	—	62	—	—	—	74	—	—	
Output Disabling Time $\bar{O}E_n \rightarrow Y, \bar{Y}$	t_{PLZ} t_{PHZ}	2	—	155	—	—	—	195	—	—	—	235	—	—	ns
		4.5	—	31	—	33	—	39	—	41	—	47	—	50	
		6	—	26	—	—	—	33	—	—	—	40	—	—	
Output Enabling Time $\bar{O}E_n \rightarrow Y, \bar{Y}$	t_{PZL} t_{PZH}	2	—	155	—	—	—	195	—	—	—	235	—	—	ns
		4.5	—	31	—	39	—	39	—	49	—	47	—	59	
		6	—	26	—	—	—	33	—	—	—	40	—	—	
Output Enabling Time $\bar{O}E_n \rightarrow Y, \bar{Y}$	t_{PZL} t_{PZH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	34	—	38	—	43	—	45	—	51	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Enabling Time $\bar{O}E_n \rightarrow Y, \bar{Y}$	t_{PZL} t_{PZH}	2	—	160	—	—	—	200	—	—	—	240	—	—	ns
		4.5	—	32	—	34	—	40	—	43	—	48	—	51	
		6	—	27	—	—	—	34	—	—	—	41	—	—	
Output Transition Time	t_{TLH} t_{THL}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
		4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-state Output Capacitance	C_o		—	20	—	20	—	20	—	20	—	20	—	20	pF

SWITCHING CHARACTERISTICS ($V_{CC} = 5$ V, $T_A = 25^\circ$ C, Input $t_r, t_f = 6$ ns) — HC/HCT356

CHARACTERISTIC	C_L (pF)	SYMBOL	TYPICAL		UNITS
			54/74HC	54/74HCT	
Propagation Delay $CP \rightarrow Y, \bar{Y}$	15	t_{PLH}, t_{PHL}	22	22	ns
$S_n \rightarrow Y, \bar{Y}$	15	t_{PLH}, t_{PHL}	22	25	ns
$\bar{L}\bar{E} \rightarrow Y, \bar{Y}$	15	t_{PLH}, t_{PHL}	24	25	ns
Output Disabling Time	15	t_{PLZ}, t_{PHZ}	13	13, 15	ns
Output Enabling Time	15	t_{PZL}, t_{PZH}	12, 13	14	ns
Power Dissipation Capacitance*	—	C_{PD}	51	52	pF

* C_{PD} is used to determine the dynamic power consumption, per device.

$P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where:

f_i = input frequency.

C_L = output load capacitance.

V_{CC} = supply voltage.

CD54/74HC354, CD54/74HCT354 CD54/74HC356, CD54/74HCT356


PREREQUISITE FOR SWITCHING FUNCTION — HC/HCT356

CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CP Pulse Width	t _{PLH} t _{PHL}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
LE Pulse Width	t _{PLH} t _{PHL}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Set Up Times Dn → CP	t _{SU}	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
		4.5	5	—	7	—	5	—	9	—	5	—	11	—	
		6	5	—	—	—	5	—	—	—	5	—	—	—	
Sn → LE	t _{SU}	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
		4.5	5	—	7	—	5	—	9	—	5	—	11	—	
		6	5	—	—	—	5	—	—	—	5	—	—	—	
Hold Times Dn → CP	t _H	2	45	—	—	—	55	—	—	—	70	—	—	—	ns
		4.5	9	—	9	—	11	—	11	—	14	—	14	—	
		6	8	—	—	—	9	—	—	—	12	—	—	—	
Sn → LE	t _H	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
		4.5	12	—	12	—	15	—	15	—	18	—	18	—	
		6	10	—	—	—	13	—	—	—	15	—	—	—	

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns) — HC/HCT356

CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay: CP → Y, \bar{Y}	t _{PLH} t _{PHL}	2	—	255	—	—	—	320	—	—	—	385	—	—	ns
		4.5	—	51	—	51	—	64	—	64	—	77	—	77	
		6	—	43	—	—	—	54	—	—	—	65	—	—	
Sn → Y, \bar{Y}	t _{PLH} t _{PHL}	2	—	260	—	—	—	325	—	—	—	390	—	—	ns
		4.5	—	52	—	59	—	65	—	74	—	78	—	89	
		6	—	44	—	—	—	55	—	—	—	66	—	—	
LE → Y, \bar{Y}	t _{PLH} t _{PHL}	2	—	290	—	—	—	365	—	—	—	435	—	—	ns
		4.5	—	58	—	63	—	73	—	79	—	87	—	94	
		6	—	49	—	—	—	62	—	—	—	74	—	—	
Output Disabling Time $\overline{OE}1, \overline{OE}2$ to Y, \bar{Y} $\overline{OE}3$ to Y, \bar{Y}	t _{PLZ} t _{PHZ}	2	—	155	—	—	—	195	—	—	—	235	—	—	ns
		4.5	—	31	—	33	—	39	—	41	—	47	—	50	
		6	—	26	—	—	—	33	—	—	—	40	—	—	
Output Enabling Time $\overline{OE}1, \overline{OE}2$ to Y, \bar{Y} $\overline{OE}3$ to Y, \bar{Y}	t _{PZL} t _{PZH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	34	—	38	—	43	—	45	—	51	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time	t _{TLH} t _{THL}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
		4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C _I		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-state Output Capacitance	C _O		—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC354, CD54/74HCT354 CD54/74HC356, CD54/74HCT356



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_S	50% V_{CC}	1.3 V

Fig. 1 — Transition times and propagation delay times.





Fig. 2 — Three-state propagation delay test circuit.

CD54/74HC365, CD54/74HCT365 CD54/74HC366, CD54/74HCT366

High-Speed CMOS Logic

FUNCTIONAL DIAGRAM AND TERMINAL ASSIGNMENT



CD54/74HC365, HCT365

Hex Buffer/Line Driver, 3-State Non-Inverting and Inverting

Type Features:

- Buffered Inputs
- High Current Bus Driver Outputs
- Typical Propagation Delay $t_{PLH}, t_{PHL} = 8 \text{ ns}$ @ $V_{CC} = 5 \text{ V}, C_L = 15 \text{ pF}, T_A = 25^\circ \text{ C}$

The RCA-CD54/74HC365/366 and CD54/74HCT365/366 silicon gate CMOS 3-STATE buffers are general purpose high speed non-inverting and inverting buffers. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.

The CD54/74HC, HCT365 are non-inverting buffers, whereas the CD54/74HC, HCT366 are inverting buffers. These devices have two 3-State control inputs (OE1 and OE2) which are NORed together to control all six gates.


The CD54/74HCT365 and CD54/74HCT366 logic families are speed, function, and pin compatible with the standard 54LS/74LS logic family.

The CD54HC365/366 and CD54HCT365/366 are supplied in 16-lead hermetic dual-in-line packages (F suffix). The CD74HC365/366 and CD74HCT365/366 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ \text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%, N_{IH} = 30\%$; @ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}, V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_I \leq 1 \mu\text{A}$ @ V_{OL}, V_{OH}

FUNCTIONAL DIAGRAM AND TERMINAL ASSIGNMENT



CD54/74HC366, HCT366

CD54/74HC365, CD54/74HCT365 CD54/74HC366, CD54/74HCT366

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):
(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR V_i < -0.5 V OR V_i > V_{cc} + 0.5 V) ±20 mA

DC OUTPUT CURRENT, I_{OK} (FOR V_o < -0.5 V OR V_o > V_{cc} + 0.5 V) ±20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < V_o < V_{cc} + 0.5 V) ±35 mA

DC V_{cc} OR GROUND CURRENT, PER PIN (I_{cc}): ±70 mA

POWER DISSIPATION PER PACKAGE (P_d):

For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW

For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW

For T_A = -55 to +100°C (PACKAGE TYPE F, H) 500 mW

For T_A = +100 to +125°C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW

For T_A = -40 to +70°C (PACKAGE TYPE M) 400 mW

For T_A = +70 to +125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to +125°C

PACKAGE TYPE E, M -40 to +85°C

STORAGE TEMPERATURE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C

Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only +300°C

TRUTH TABLES

Inputs			Outputs
$\overline{OE_1}$	$\overline{OE_2}$	A	Y
L	L	L	L
L	L	H	H
X	H	X	Z
H	X	X	Z

CD54/74HC, HCT365

Inputs			Outputs
$\overline{OE_1}$	$\overline{OE_2}$	A	Y
L	L	L	H
L	L	H	L
X	H	X	Z
H	X	X	Z

CD54/74HC, HCT366

L = LOW voltage level
H = HIGH voltage level
X = Don't Care
Z = High impedance (off) state




Fig. 1 - Logic diagram for the HC/HCT365 and HC/HCT366. (Outputs for HC/HCT365 are complements of those shown, i.e., 1Y, 2Y etc.)

CD54/74HC365, CD54/74HCT365 CD54/74HC366, CD54/74HCT366

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC365/366/CD54HC365/366										CD74HCT365/366/CD54HCT365/366								UNITS	
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS	74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C
				Min	Typ	Max	Min	Max	Min	Max	Min			Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	
			6	4.2	—	—	4.2	—	4.2	—	—	5.5								
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—
			6	—	—	1.8	—	1.8	—	1.8	—	5.5								
High-Level Output Voltage V _{O_H}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}									V
or			4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—	
CMOS Loads	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}									
TTL Loads (Bus Driver)	V _{IL}										V _{IL}									V
	or	-6	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	
	V _{IH}	-7.8	6	5.48	—	—	5.34	—	5.2	—	V _{IH}									
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}									V
or			4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1
CMOS Loads	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}								
TTL Loads (Bus Driver)	V _{IL}										V _{IL}									V
	or	6	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	
	V _{IH}	7.8	6	—	—	0.26	—	0.33	—	0.4	V _{IH}									
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5								μA
												to	—	100	360	—	450	—	490	
												5.5								
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5.0	—	±10	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads *
OE1	0.6
All Others	0.55

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC365, CD54/74HCT365 CD54/74HC366, CD54/74HCT366

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{CC} :*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _I , V _O	0	V _{CC}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, C_L = 15 pF, T_A = 25° C, Input tr, tf = 6 ns)

CHARACTERISTIC	SYMBOL	TYPICAL				UNITS
		365		366		
		HC	HCT	HC	HCT	
Propagation Delay	t _{PHL}	8	9	9	11	ns
Data to Output	t _{PLH}					
Output Enable and Disable to Outputs	t _{PZH} , t _{PZL} , t _{PHZ} , t _{PLZ}	12	14	12	14	ns
Power Dissipation Capacitance *	C _{PD}	40	42	40	42	pF


* C_{PD} is used to determine the dynamic power consumption, per buffer.

P_D = V_{CC}²fi (C_{PD} + C_L) where: fi = input frequency. C_L = output load capacitance. V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input tr, tf = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay	t _{PLH}	2	—	105	—	—	—	130	—	—	—	160	—	—	ns
Data to Outputs	t _{PHL}	4.5	—	21	—	25	—	26	—	31	—	32	—	38	
HC/HCT365		6	—	18	—	—	—	22	—	—	—	27	—	—	
Propagation Delay	t _{PLH}	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
Data to Outputs	t _{PHL}	4.5	—	22	—	27	—	28	—	34	—	33	—	41	
HC/HCT366		6	—	19	—	—	—	24	—	—	—	28	—	—	
Propagation Delay	t _{PZH} , t _{PZL}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
Output Enable and	t _{PHZ} , t _{PLZ}	4.5	—	30	—	35	—	38	—	44	—	45	—	53	
Disable to Outputs		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition	t _{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
Time	t _{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C _I		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output	C _O		—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC365, CD54/74HCT365 CD54/74HC366, CD54/74HCT366



	54/74HC	54/74HCT
Input Level	VCC	3 V
Switching Voltage, Vs	50% VCC	1.3 V

Fig. 2 - Transition times and propagation delay times.




Fig. 3 - Three-stage propagation delay test circuit.


File Number 1538

Advance Information/
Preliminary Data

CD54/74HC367, CD54/74HCT367 CD54/74HC368, CD54/74HCT368

High-Speed CMOS Logic

FUNCTIONAL DIAGRAM



CD54/74HC367, HCT367

Hex Buffer/Line Driver, 3-State

Non-Inverting and Inverting

Type Features:

- Buffered inputs
- High current bus driver outputs
- Two independent 3-state enable controls
- Typical propagation delay $t_{PHL}, t_{PLH} = 8 \text{ ns}$ @ $V_{CC} = 5 \text{ V}, C_L = 15 \text{ pF}$

The RCA-CD54/74HC367, 368 and CD54/74HCT367, 368 silicon gate CMOS 3-state buffers are general-purpose high-speed non-inverting and inverting buffers. They have high drive current outputs which enable high-speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.

The CD54/74HC, HCT367 are non-inverting buffers, whereas the CD54/74HC, HCT368 are inverting buffers. These devices have two output enables, one enable (OE1) controls 4 gates and the other (OE2) controls the remaining 2 gates.


The CD54/74HCT367 and CD54/74HCT368 logic families are speed, function, and pin compatible with the standard 54LS/74LS logic family.

The CD54HC367 and CD54HCT367 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC367 and CD74HCT367 are in 16-lead dual-in-line plastic packages (E suffix), also in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sigmetrics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%, N_{IH} = 30\%$; @ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}, V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_{IL}, I_{IH} \leq 1 \mu\text{A}$ @ V_{OL}, V_{OH}

FUNCTIONAL DIAGRAM



CD54/74HC368, HCT368

CD54/74HC367, CD54/74HCT367 CD54/74HC368, CD54/74HCT368

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):		-0.5 to + 7 V
(Voltages referenced to ground)		
DC INPUT DIODE CURRENT, I_{ik} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V)		± 20 mA
DC OUTPUT DIODE CURRENT, I_{ok} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V)		± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{cc} + 0.5$ V)		± 35 mA
DC V_{cc} OR GROUND CURRENT (I_{cc})		± 70 mA
POWER DISSIPATION PER PACKAGE (P_b):		
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)		500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW	
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)		500 mW
For $T_A = +100$ to -125° C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW	
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)		400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW	
OPERATING TEMPERATURE RANGE (T_A)		
PACKAGE TYPE F, H		-55 to $+125^\circ$ C
PACKAGE TYPE E, M		-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})		-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.		$+265^\circ$ C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only		$+300^\circ$ C

TRUTH TABLES


Inputs		Outputs
OE	A	Y
L	L	L
L	H	H
H	X	(Z)

CD54/74HC, HCT367

Inputs		Outputs
OE	A	Y
L	L	H
L	H	L
H	X	(Z)

CD54/74HC, HCT368

L = LOW voltage level.
H = HIGH voltage level.
X = Don't care.
(Z) = High impedance (off) state.



* INVERTER NOT INCLUDED IN HC/HCT 367

92CS-37706

Fig. 1 - Logic diagram for HC/HCT367 and HC/HCT368.
(Outputs for HC/HCT367 are complements of those shown, i.e., 1Y, 2Y, etc.).

CD54/74HC367, CD54/74HCT367 CD54/74HC368, CD54/74HCT368

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC367/368/CD54HC367/368										CD74HCT367/368/CD54HCT367/368								UNITS	
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	—	—	—	—	—	—	—	V
			6	4.2	—	—	4.2	—	4.2	—	—	5.5	—	—	—	—	—	—	—	V
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	0.8	—	0.8	—	0.8	V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	—	—	—	—	—	V
			6	—	—	1.8	—	1.8	—	1.8	—	5.5	—	—	—	—	—	—	—	V
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—		4.5	4.4	—	—	4.4	—	4.4	—	V
			6	5.9	—	—	5.9	—	5.9	—		5.5	5.9	—	—	5.9	—	5.9	—	V
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	-6 -7.8	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1		4.5	—	—	0.1	—	0.1	—	0.1	V
			6	—	—	0.1	—	0.1	—	0.1		5.5	—	—	0.1	—	0.1	—	0.1	V
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	6 7.8	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS*
OE1	0.6
ALL OTHERS	0.55

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC367, CD54/74HCT367 CD54/74HC368, CD54/74HCT368

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{CC} * CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V _I , V _O	0	V _{CC}	V
Operating Temperature T _A : CD74 Types CD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall Times t _r , t _f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS (V_{CC}=5 V, C_L=15 pF, T_A=25° C, Input t_r, t_f=6 ns)

CHARACTERISTIC	SYMBOL	TYPICAL				UNITS
		367		368		
		HC	HCT	HC	HCT	
Propagation Delay Data to Output	t _{PHL} t _{PLH}	8 9	9 11		ns	
Output Enable and Disable to Outputs	t _{PZH} , t _{PZL} , t _{PHZ} , t _{PLZ}	12	14	12	14	ns
Power Dissipation Capacitance *	C _{PD}	40	42	40	42	pF

*C_{PD} is used to determine the dynamic power consumption, per buffer.

PD = V_{CC}² f_i (C_{PD} + C_L) where:

f_i = input frequency


C_L = output load capacitance

V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r, t_f=6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Data to Outputs	t _{PLH} t _{PHL}	2	—	105	—	—	—	130	—	—	—	160	—	—	ns
HC/HCT367		4.5	—	21	—	25	—	26	—	31	—	32	—	38	
		6	—	18	—	—	—	24	—	—	—	27	—	—	
Propagation Delay Data to Outputs HC/HCT368	t _{PLH} t _{PHL}	2	—	105	—	—	—	130	—	—	—	160	—	—	ns
		4.5	—	21	—	30	—	26	—	38	—	32	—	45	
		6	—	18	—	—	—	24	—	—	—	27	—	—	
Propagation Delay Output Enable & Disable to Outputs	t _{PZH} , t _{PZL} , t _{PHZ} , t _{PLZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time	t _{TLH} t _{THL}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
		4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C _I		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C _O		—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC367, CD54/74HCT367 CD54/74HC368, CD54/74HCT368



Input Level	54/74HC	54/74HCT
	VCC	3 V
Switching Voltage, Vs	50% VCC	1.3 V

Fig. 2 - Transition times and propagation delay times.





Fig. 3 - Three-state propagation delay test circuit.

CD54/74HC373, CD54/74HCT373 CD54/74HC573, CD54/74HCT573

High-Speed CMOS Logic



Octal Transparent Latch, 3-State Output

Type Features:

- Common latch enable control
- Common 3-state output enable control
- Buffered inputs
- 3-State outputs
- Bus line driving capacity
- Typical propagation delay = 12 ns @ $V_{CC} = 5V, C_L = 15 pF, T_A = 25^\circ C$ (Data to Output for HC373)

FUNCTIONAL DIAGRAM

The RCA CD54/74HC373/573 and CD54/74HCT373/573 are high speed Octal Transparent Latches manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LSTTL devices. The CD54/74HCT373/573 are functionally as well as pin compatible with the standard 54/74LS373 and 573.

The outputs are transparent to the inputs when the latch enable (\overline{LE}) is high. When the latch enable (\overline{LE}) goes low the data is latched. The output enable (\overline{OE}) controls the 3-state outputs. When the output enable (\overline{OE}) is high the outputs are in the high impedance state. The latch operation is independent to the state of the output enable. The 373 and 573 are identical in function and differ only in their pinout arrangements.

The CD54HC/HCT373/573 are supplied in 20 lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT373/573 are supplied in a 20-lead plastic dual-in-line plastic package (E suffix) and in 20-lead surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%, N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8V$ Max., $V_{IH} = 2V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}

TRUTH TABLE

Output Enable	Latch Enable	Data	Output
L	H	H	H
L	H	L	L
L	L	I	L
L	L	h	H
H	X	X	Z

Note:
 L = Low voltage level
 H = High voltage level
 I = Low voltage level one set-up time prior to the high to low latch enable transition
 h = High voltage level one set-up time prior to the high to low latch enable transition
 X = Don't Care
 Z = High Impedance State




Fig. 1 - Logic diagram.

CD54/74HC373, CD54/74HCT373 CD54/74HC573, CD54/74HCT573

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 35 mA

DC V_{CC} OR GROUND CURRENT, (I_{CC}): ± 70 mA

POWER DISSIPATION PER PACKAGE (P_O):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$

PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$


Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:


For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times, t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.



CD54/74HC373, CD54/74HCT373
TERMINAL ASSIGNMENT



CD54/74HC573, CD54/74HCT573
TERMINAL ASSIGNMENT

CD54/74HC373, CD54/74HCT373 CD54/74HC573, CD54/74HCT573

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC373/CD54HC373 CD74HC573/CD54HC573									CD74HCT373/CD54HCT373 CD74HCT573/CD54HCT573									UNITS						
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE			54HC TYPE			TEST CONDITIONS			74HCT/54HCT TYPE				74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max	Min		Max	Min	Max			
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5		2	—	—	2	—	2	—	—	V		
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	to												
			6	4.2	—	—	4.2	—	4.2	—	—	—	5.5												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5				0.8	—	0.8	—	0.8	—	V		
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	to												
			6	—	—	1.8	—	1.8	—	1.8	—	—	5.5												
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V		
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—	—														
			6	5.9	—	—	5.9	—	5.9	—	—														
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	-6 -7.8	4.5	3.98	—	—	3.84	—	3.7	—	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V		
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V		
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—														
			6	—	—	0.1	—	0.1	—	0.1	—														
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	6 7.8	4.5	—	—	0.26	—	0.33	—	0.4	—	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V		
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA		
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA		
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA		
3-State Leakage Current	V _{IL} or V _{IH}	V _O =V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	—	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	—	±10	μA		

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *	
	HCT373	HCT573
\overline{OE}	1.5	1.25
\overline{Dn}	0.4	0.3
\overline{LE}	0.6	0.65

* Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC373, CD54/74HCT373 CD54/74HC573, CD54/74HCT573

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL VALUES		UNITS
		HC	HCT	
Propagation Delay				
Data to Qn Output (HC/HCT373) (Fig. 3)	t_{PLH} t_{PHL}	15	12 13	ns
Data to Qn Output (HC/HCT573) (Fig. 3)	t_{PLH} t_{PHL}	15	14 17	ns
\overline{LE} to Qn Output (Fig. 4)	t_{PLH} t_{PHL}	15	14 14	ns
Output Enabling Time (Fig. 6, 7)	t_{PZL} t_{PZH}	15	12 14	ns
Output Disabling Time (Fig. 6, 7)	t_{PLZ} t_{PHZ}	15	12 14	ns
Power Dissipation Capacitance (HC/HCT573, 373)	C_{PD}^*	—	51 53	pF

* C_{PD} determines the no-load dynamic power consumption per latch. It is obtained by the following relationship:
 P_D (total power per latch) = $V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = input frequency,
 C_L = output load capacitance, V_{CC} = supply voltage

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS	LIMITS										UNITS		
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC			54HCT	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.
\overline{LE} Pulse Width t_w (Fig. 3)	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	16	—	20	—	20	—	24	—	24	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
Set-up Time t_{su} Data to \overline{LE} 573 (Fig. 4)	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
	4.5	10	—	13	—	13	—	16	—	15	—	20	—	
	6	9	—	—	—	11	—	—	—	13	—	—	—	
Set-up Time t_{su} Data to \overline{LE} 373 (Fig. 4)	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
	4.5	10	—	13	—	13	—	16	—	15	—	20	—	
	6	9	—	—	—	11	—	—	—	13	—	—	—	
Hold Time t_H Data to \overline{LE} 573 (Fig. 4)	2	40	—	—	—	50	—	—	—	60	—	—	—	ns
	4.5	8	—	10	—	10	—	13	—	12	—	15	—	
	6	7	—	—	—	9	—	—	—	10	—	—	—	
Hold Time t_H Data to \overline{LE} 373 (Fig. 4)	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
	4.5	5	—	10	—	5	—	13	—	5	—	15	—	
	6	5	—	—	—	5	—	—	—	5	—	—	—	


CD54/74HC373, CD54/74HCT373

CD54/74HC573, CD54/74HCT573

 SWITCHING CHARACTERISTICS (Input t_r , $t_f = 6$ ns, $C_L = 50$ pF)


CHARACTERISTIC	TEST CONDITIONS V_{CC} V	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay t_{PLH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
Data to Qn t_{PHL}	4.5	—	30	—	32	—	38	—	40	—	45	—	48	
(Fig. 2) HC/HCT373	6	—	26	—	—	—	33	—	—	—	38	—	—	
Data to Qn t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
(Fig. 2) t_{PHL}	4.5	—	35	—	35	—	44	—	44	—	53	—	53	
HC/HCT573	6	—	30	—	—	—	37	—	—	—	45	—	—	
\overline{LE} to Qn t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
t_{PHL}	4.5	—	35	—	35	—	44	—	44	—	53	—	53	
(Fig. 3)	6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Enabling Time t_{PZL}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
t_{PZH}	4.5	—	30	—	35	—	38	—	44	—	45	—	53	
(Figs. 5 & 6)	6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Disabling Time t_{PLZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
t_{PHZ}	4.5	—	30	—	35	—	38	—	44	—	45	—	53	
(Figs. 5 & 6)	6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time t_{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
t_{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
(Fig. 2)	6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance C_o	—	—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC373, CD54/74HCT373 CD54/74HC573, CD54/74HCT573




	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _s	50% V _{CC}	1.3 V

Fig. 2 - Data to Q_n output propagation delays and output transition times.




	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _s	50% V _{CC}	1.3 V

Fig. 3 - Latch enable propagation delays.




	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _s	50% V _{CC}	1.3 V

Fig. 4 - Latch enable prerequisite times.



	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _s	50% V _{CC}	1.3 V
V _t	50% V _{CC}	1.3 V
V _w	90% V _{CC}	90% V _{CC}

Fig. 5 - Three-state propagation delays.




	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _s	50% V _{CC}	1.3 V
V _t	50% V _{CC}	1.3 V
V _w	10% V _{CC}	10% V _{CC}

Fig. 6 - Three-state propagation delays.

CD54/74HC374, CD54/74HCT374 CD54/74HC574, CD54/74HCT574

High-Speed CMOS Logic



Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered

Type Features:

- Common 3-State Output Enable Control
- Buffered Inputs
- 3-State Outputs
- Bus Line Driving Capability
- Typical Propagation Delay (Clock to Q) = 15 ns @ V_{CC} = 5 V, C_L = 15 pF, T_A = 25° C

FUNCTIONAL DIAGRAM

The RCA CD54/74HC374/574 and CD54/74HCT374/574 are Octal D-Type Flip-Flops with 3-State Outputs and the capability to drive 15 LSTTL loads. The eight edge-triggered flip-flops enter data into their registers on the LOW to HIGH transition of clock (CP). The Output Enable (\overline{OE}) controls the 3-state outputs and is independent of the register operation. When Output Enable (\overline{OE}) is HIGH the outputs will be in the high impedance state. The 374 and 574 are identical in function and differ only in their pinout arrangements.

The CD54HC/HCT374/574 are supplied in 20-lead ceramic dual-in-line packages (F suffix). The CD54HC/HCT374/574 are supplied in a 20-lead plastic dual-in-line plastic package (E suffix) and in 20-lead plastic dual-in-line surface mount plastic packages (M suffix). The CD54HC/HCT374/574 are also supplied in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
N_{IL} = 30%, N_{IH} = 30% of V_{CC}; @ V_{CC} = 5 V
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
V_{IL} = 0.8 V Max., V_{IH} = 2 V Min.
CMOS Input Compatibility
I_i ≤ 1 μA @ V_{OL}, V_{OH}




Fig. 1 - Logic diagram.

CD54/74HC374, CD54/74HCT374 CD54/74HC574, CD54/74HCT574

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR V_i < -0.5 V OR V_i > V_{CC} + 0.5V) ±20mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR V_o < -0.5 V OR V_o > V_{CC} + 0.5V) ±20mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < V_o < V_{CC} + 0.5V) ±35mA

DC V_{CC} OR GROUND CURRENT, PER PIN (I_{CC}) ±70mA

POWER DISSIPATION PER PACKAGE (P_o):

For T_A = -40 to +60°C (PACKAGE TYPE E) 500 mW

For T_A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW

For T_A = -55 to +100°C (PACKAGE TYPE F, H) 500 mW

For T_A = +100 to +125°C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW

For T_A = -40 to +70°C (PACKAGE TYPE M) 400 mW

For T_A = +70 to +125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to +125°C

PACKAGE TYPE E, M -40 to +85°C

STORAGE TEMPERATURE (T_{stg}) -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C

Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only +300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{CC} :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V _i , V _o	0	V _{CC}	V
Operating Temperature T _A : CD74 Types CD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall Times t _r , t _f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

TRUTH TABLE			
INPUTS			OUTPUTS
OE	CP	D _n	Q _n
L	↗	H	H
L	↘	L	L
L	L	X	Q0
H	X	X	Z

HC/HCT374,574

H = high level (steady state)
L = low level (steady state)
X = don't care
↗ = transition from low to high level
Q0 = the level of Q before the indicated steady-state input conditions were established.
Z = high impedance

CD54/74HC374, CD54/74HCT374 CD54/74HC574, CD54/74HCT574

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC374/CD54HC374 CD74HC574/CD54HC574										CD74HCT374/CD54HCT374 CD74HCT574/CD54HCT574								UNITS					
	TEST CONDITIONS			74HC/54HC SERIES			74HC SERIES			54HC SERIES			TEST CONDITIONS		74HCT/54HCT SERIES			74HCT SERIES			54HCT SERIES			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max	Min		Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V			
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5												
			6	4.2	—	—	4.2	—	4.2	—														
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5		—	—	0.8	—	0.8	—	0.8	V			
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5												
			6	—	—	1.8	—	1.8	—	1.8	—													
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V		
			4.5	4.4	—	—	4.4	—	4.4	—	4.4												—	
			6	5.9	—	—	5.9	—	5.9	—	V _{IH}													
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	-6 -7.8	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	—	V			
			6	5.48	—	—	5.34	—	5.2	—														
											V _{IH}													
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	V			
			4.5	—	—	0.1	—	0.1	—	0.1	—													
			6	—	—	0.1	—	0.1	—	0.1	—													
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	6 7.8	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	—	V			
			6	—	—	0.26	—	0.33	—	0.4	—													
											V _{IH}													
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA			
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	μA			
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 5.5	to	—	100	360	—	450	—	490	μA			
3-State Leakage Current	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5.0	—	±10	—	μA			

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*	
	HCT374	HCT574
D0-D7	0.3	0.4
CP	0.9	0.75
OE	1.3	0.6

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC374, CD54/74HCT374 CD54/74HC574, CD54/74HCT574

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_i , $t_r = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL		UNITS
		HC	HCT	
Propagation Delay Clock to Q	t_{PLH} t_{PHL}	15	15	ns
Propagation Delay Output Disable to Q	t_{PLZ} t_{PHZ}	15	11	ns
Propagation Delay Output Enable to Q	t_{PZL} t_{PZH}	15	12	ns
Max Clock Frequency	f_{max}	15	60	MHz
Power Dissipation Capacitance	C_{PD}^*	—	39	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum V_{CC}^2 f_o C_L \text{ where}$$

f_i = input frequency,

f_o = output frequency,

C_L = output load capacitance

V_{CC} = supply voltage


PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	V_{CC} V	25°C				-40°C to +85°C				-55°C to +125°C				UNITS			
		HC		HCT		74HC		74HCT		54HC		54HCT					
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.				
Maximum Clock Frequency	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz			
	4.5	30	—	—	30	—	—	25	—	25	—	—	20		—	20	—
	6	35	—	—	—	—	—	29	—	—	—	—	23		—	—	—
Clock Pulse Width Fig. 2	2	80	—	—	—	100	—	—	—	120	—	—	—	ns			
	4.5	16	—	—	16	—	—	20	—	20	—	—	24		—	24	—
	6	14	—	—	—	—	—	17	—	—	—	—	20		—	—	—
Set-up Time Data to Clock Fig. 3	2	60	—	—	—	75	—	—	—	90	—	—	—	ns			
	4.5	12	—	—	12	—	—	15	—	15	—	—	18		—	18	—
	6	10	—	—	—	—	—	13	—	—	—	—	15		—	—	—
Hold Time Data to Clock Fig. 3	2	5	—	—	—	5	—	—	—	5	—	—	—	ns			
	4.5	5	—	—	5	—	—	5	—	5	—	—	5		—	5	—
	6	5	—	—	—	—	—	5	—	—	—	—	5		—	—	—

CD54/74HC374, CD54/74HCT374 CD54/74HC574, CD54/74HCT574


SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	V _{CC} V	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Clock to Output Fig. 2	t _{PLH} t _{PHL}	2 4.5 6	— — —	165 33 28	— — —	— — —	205 41 35	— — —	— 41 —	— — —	250 50 43	— — —	— 50 —	ns
Propagation Delay Output Disable to Q Fig. 4	t _{PLZ} t _{PHZ}	2 4.5 6	— — —	135 27 23	— — —	— — —	170 34 29	— — —	— 35 —	— — —	205 41 35	— — —	— 42 —	ns
Propagation Delay Output Enable to Q Fig. 4	t _{PZL} t _{PZH}	2 4.5 6	— — —	150 30 26	— — —	— — —	190 38 33	— — —	— 38 —	— — —	225 45 38	— — —	— 45 —	ns
Output Transition Time Fig. 2	t _{TLH} t _{THL}	2 4.5 6	— — —	60 12 10	— — —	— — —	75 15 13	— — —	— 15 —	— — —	90 18 15	— — —	— 18 —	ns
Input Capacitance	C _i	—	—	10	—	10	—	10	—	10	—	10	—	pF
3-State Output Capacitance	C _O	—	—	20	—	20	—	20	—	20	—	20	—	pF



92CS-38404


Fig. 2 — Clock to output delays and clock pulse width.



92CS-38562


	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _S	50% V _{CC}	1.3 V

Fig. 4 — Transition times and propagation delay times.



92CS-36954RI


Fig. 3 — Data set-up and hold times.



CD54/74HC, HCT374 Types
TERMINAL ASSIGNMENT

CD54/74HC, HCT574 Types
TERMINAL ASSIGNMENT

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

The RCA-CD54/74HC377 and CD54/74HCT377 are octal D-type flip-flops with a buffered clock (CP) common to all eight flip-flops. All the flip-flops are loaded simultaneously on the positive edge of the clock (CP) when the Data Enable (\bar{E}) is LOW.

The CD54HC377 and CD54HCT377 are supplied in 20-lead ceramic dual-in-line packages (F suffix). The CD74HC377 and CD74HCT377 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUTS
	CP	\bar{E}	D _n	Q _n
Load "1"		L	h	H
Load "0"		L	L	L
Hold (do nothing)		h	X	no change
	X	H	X	no change

H = HIGH voltage level steady state.
 h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.
 L = LOW voltage level steady state
 l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.
 X = Don't care.
 = LOW-to-HIGH clock transition.


Octal D-Type Flip-Flop with Data Enable

Type Features:

- Buffered common clock
- Buffered inputs
- Typical propagation delay = 17ns @ C_L = 15pF, V_{CC} = 5 V, T_A = 25°C
- 60 MHz typical maximum clock frequency @ V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C



Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity: N_{IL}=30%, N_{IH}=30% of V_{CC} @ V_{CC}=5 V
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
V_{IL}=0.8 V max., V_{IH}=2 V min.
CMOS input compatibility
I₁ ≤ 1 μA @ V_{OL}, V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC377 CD54/74HCT377



92CL-38576R1

Flip-Flop Detail

Fig. 1 - Logic diagram.

CD54/74HC377 CD54/74HCT377

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
 (Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < V_o < $V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ$ C

PACKAGE TYPE E, M -40 to $+85^\circ$ C

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ$ C

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C

Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC377 CD54/74HCT377

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC377/CD54HC377									CD74HCT377/CD54HCT377									UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE				
	V _i V	I _o mA	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C		V _i V	V _{cc} V	+25° C			-40/ +85° C		-55/ +125° C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5										
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	V		
			6	4.2	—	—	4.2	—	4.2	—	—	5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5										
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	V		
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL} or CMOS Loads	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V	
			4.5	4.4	—	—	4.4	—	4.4	—			4.5	3.98	—	—	3.84	—	3.7	—	V	
			6	5.9	—	—	5.9	—	5.9	—			4.5	3.98	—	—	3.84	—	3.7	—	V	
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}											
			-4	4.5	3.98	—	—	3.84	—	3.7	—			4.5	3.98	—	—	3.84	—	3.7	—	V
			-5.2	6	5.48	—	—	5.34	—	5.2	—			4.5	3.98	—	—	3.84	—	3.7	—	V
Low-Level Output Voltage V _{OL}	V _{IL} or CMOS Loads	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V
			4.5	—	—	0.1	—	0.1	—	0.1	—			4.5	—	—	0.26	—	0.33	—	0.4	V
			6	—	—	0.1	—	0.1	—	0.1	—			4.5	—	—	0.26	—	0.33	—	0.4	V
TTL Loads	V _{IL} or V _{IH}											V _{IL} or V _{IH}										
			4	4.5	—	—	0.26	—	0.33	—	0.4			4.5	—	—	0.26	—	0.33	—	0.4	V
			5.2	6	—	—	0.26	—	0.33	—	0.4			4.5	—	—	0.26	—	0.33	—	0.4	V
Input Leakage Current I _I	V _{cc} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current I _{cc}	V _{cc} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{cc} or Gnd	5.5	—	—	8	—	80	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{cc} *												V _{cc} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA	

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
E	1.5
CP	0.5
All Dn Inputs	0.25

*Unit Load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC377 CD54/74HCT377

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	C _L (pF)	SYMBOL	TYPICAL		UNITS
			HC	HCT	
Maximum Clock Frequency	15	f _{max}	60	50	MHz
Propagation Delay CP → Q	15	t _{PLH} t _{PHL}	14	16	ns
Power Dissipation Capacitance*	—	C _{PD}	31	35	pF

*C_{PD} is used to determine the dynamic power consumption, per flip flop.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_o) \text{ where:}$$

f_i = input frequency

f_o = output frequency

C_L = output load capacitance.

V_{CC} = supply voltage.



PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency f _{max}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	4.5	30	—	25	—	25	—	20	—	20	—	16	—	
	6	35	—	—	—	29	—	—	—	23	—	—	—	
Clock Pulse width t _W	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	20	—	20	—	25	—	24	—	30	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
Set-up Time E, Data to CP t _{SU}	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
	4.5	12	—	12	—	15	—	15	—	18	—	18	—	
	6	10	—	—	—	13	—	—	—	15	—	—	—	
Hold Time, Data to CP t _H	2	3	—	—	—	3	—	—	—	3	—	—	—	ns
	4.5	3	—	3	—	3	—	3	—	3	—	3	—	
	6	3	—	—	—	3	—	—	—	3	—	—	—	
Hold Time E to CP t _H	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
	4.5	5	—	5	—	5	—	5	—	5	—	5	—	
	6	5	—	—	—	5	—	—	—	5	—	—	—	

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, CP to Q t _{PLH} t _{PHL}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	4.5	—	35	—	38	—	44	—	48	—	53	—	57	
	6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Transition Time t _{TLH} t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance C _I		—	10	—	10	—	10	—	10	—	10	—	10	pF


CD54/74HC377
CD54/74HCT377



	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_s	$50\% V_{CC}$	1.3 V

Fig. 2 - Setup and hold times and propagation delay times.

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Dual Decade Ripple Counter

Type Features:

- Two BCD decade or bi-quinary counters
- One package can be configured to divide-by-2, 4, 5, 10, 20, 25, 50 or 100
- Two master reset inputs to clear each decade counter individually

The RCA-CD54/74HC390 and CD54/74HCT390 dual 4-bit decade ripple counters are high-speed silicon-gate CMOS devices and are pin compatible with low-power Schottky TTL (LSTTL). These devices are divided into four separately clocked sections. The counters have two divide-by-2 sections and two divide-by-5 sections. These sections are normally used in a BCD decade or bi-quinary configuration, since they share a common master reset (nMR). If the two master reset inputs (1MR and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clock inputs (nCP0 and nCP1) of each section allow ripple counter or frequency division applications of divide-by-2, 4, 5, 10, 20, 25, 50 or 100. Each section is triggered by the HIGH-to-LOW transition of the input pulses (nCP0 and nCP1).


For BCD decade operation, the nQ0 output is connected to the nCP1 input of the divide-by-5 section. For bi-quinary decade operation, the nQ3 output is connected to the nCP0 input and nQ0 becomes the decade output.

The master reset inputs (1MR and 2MR) are active-HIGH asynchronous inputs to each decade counter which operates on the portion of the counter identified by the "1" and "2" prefixes in the pin configuration. A HIGH level on the nMR input overrides the clock and sets the four outputs LOW.

The CD54HC390 and CD54HCT390 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC390 and CD74HCT390 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_I \leq 1 \mu A$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC390 CD54/74HCT390

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}): (Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{STG})	
-65 to $+150^\circ\text{C}$	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$




Fig. 1 - Logic diagram, one-half of HC/HCT390.




Fig. 2 - Flip-flop logic detail.

CD54/74HC390 CD54/74HCT390



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V_i , V_o	0	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t_r , t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.


TRUTH TABLE


INPUTS		ACTION
CP	MR	
	L	NO CHANGE
	L	COUNT
X	H	ALL Qs LOW

H = HIGH voltage level

L = LOW voltage level

X = Don't Care

 = LOW-to-HIGH ϕ transition

 = HIGH-to-LOW ϕ transition

BCD COUNT SEQUENCE FOR 1/2 THE "390"

COUNT	OUTPUTS			
	Q0	Q1	Q2	Q3
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

Note:

Output nQ0 connected to $\overline{nCP1}$ with counter input on nCP0.

BI-QUINARY COUNT SEQUENCE FOR 1/2 THE "390"

COUNT	OUTPUTS			
	Q0	Q1	Q2	Q3
0	L	L	L	L
1	L	H	L	L
2	L	L	H	L
3	L	H	H	L
4	L	L	L	H
5	H	L	L	L
6	H	H	L	L
7	H	L	H	L
8	H	H	H	L
9	H	L	L	H

Note:

Output nQ3 connected to $\overline{nCP0}$ with counter input on nCP1.

CD54/74HC390 CD54/74HCT390

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC390/CD54HC390										CD74HCT390/CD54HCT390								UNITS				
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES					
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C					
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max			
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
				4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
				6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
				4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
				6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage	V _{OH}	V _{IL} or -0.02		2	1.9	—	—	1.9	—	1.9	—	V _{IL} or 4.5	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads		V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}											
TTL Loads		V _{IL} or -4		4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or 4.5	4.5	3.98	—	—	3.84	—	3.7	—		V	
		V _{IH}		5.2	6	5.48	—	—	5.34	—	5.2	V _{IH}											
Low-Level Output Voltage	V _{OL}	V _{IL} or 0.02		2	—	—	0.1	—	0.1	—	0.1	V _{IL} or 4.5	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads		V _{IH}		6	—	—	0.1	—	0.1	—	0.1	V _{IH}											
TTL Loads		V _{IL} or 4		4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or 4.5	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
		V _{IH}		5.2	6	—	—	0.26	—	0.33	—	5.5											
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current	I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
nCP0	0.45
nCP1, MR	0.6

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC390 CD54/74HCT390


SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	CL (pF)	TYPICAL		UNITS
		HC	HCT	
Propagation Delay nCP0 to Q0 Output nCP1 to Q3 MR to Qn Output	15	14	17	ns
		15	18	
		16	18	
Power Dissipation Capacitance*	C _{PD}	28	32	pF

*C_{PD} is used to determine the dynamic power consumption, per counter.
 $PD = C_{PD} V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_o)$ where: f_i = input frequency
 f_o = output frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS V _{CC} (V)	LIMITS								UNITS		
		25°C				-40°C to +85°C		-55°C to +125°C				
		HC	HCT		74HC	74HCT	54HC	54HCT				
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency f _{MAX}	2	6	—	—	—	5	—	—	—	4	—	—
	4.5	30	—	27	—	24	—	22	—	20	—	18
	6	35	—	—	—	28	—	—	—	24	—	—
Clock Pulse Width nCP0, nCP1 t _w	2	80	—	—	—	100	—	—	—	120	—	—
	4.5	16	—	19	—	20	—	24	—	24	—	29
	6	14	—	—	—	17	—	—	—	20	—	—
Reset Removal Time t _{REM}	2	70	—	—	—	90	—	—	—	105	—	—
	4.5	14	—	15	—	18	—	19	—	21	—	22
	6	12	—	—	—	15	—	—	—	18	—	—
Reset Pulse Width t _w	2	50	—	—	—	65	—	—	—	75	—	—
	4.5	10	—	13	—	13	—	16	—	15	—	20
	6	9	—	—	—	11	—	—	—	13	—	—



	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3 V
SWITCHING VOLTAGE, V _S	50% V _{CC}	1.3 V

Fig. 3 - Input pulse pre-requisite, propagation-delay, and output-transition times.





Fig. 4 - Master-Reset pre-requisite and propagation-delay times.

CD54/74HC390 CD54/74HCT390

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	V _{CC} (V)	LIMITS												UNITS	
		25° C				-40° C to +85° C				-55° C to +125° C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, Time: nCP0 to nQ0	t _{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t _{PHL}	4.5	—	35	—	40	—	44	—	50	—	53	—	60	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
nCP1 to nQ1		2	—	185	—	—	—	230	—	—	—	280	—	—	
		4.5	—	37	—	43	—	46	—	51	—	56	—	65	
		6	—	31	—	—	—	39	—	—	—	48	—	—	
nCP1 to nQ2		2	—	245	—	—	—	305	—	—	—	370	—	—	
		4.5	—	49	—	55	—	61	—	69	—	74	—	83	
		6	—	42	—	—	—	52	—	—	—	63	—	—	
nCP1 to nQ3		2	—	180	—	—	—	225	—	—	—	270	—	—	
		4.5	—	36	—	42	—	45	—	53	—	54	—	63	
		6	—	31	—	—	—	38	—	—	—	46	—	—	
nCP0 to nQ2 (nQ0 connected to nCP1)		2	—	365	—	—	—	455	—	—	—	550	—	—	
		4.5	—	73	—	84	—	91	—	105	—	110	—	126	
		6	—	62	—	—	—	77	—	—	—	94	—	—	
MR to Qn		2	—	190	—	—	—	240	—	—	—	285	—	—	
		4.5	—	38	—	42	—	48	—	53	—	57	—	63	
		6	—	32	—	—	—	41	—	—	—	48	—	—	
Output Transition Time	t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	
	t _{TLH}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF

High-Speed CMOS Logic



Dual 4-Stage Binary Counter

Type Features:

- Fully static operation
- Buffered inputs
- Common reset
- Negative-edge clocking
- Typical $f_{MAX} = 60 \text{ MHz}$ @ $V_{CC} = 5V$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ C$

The RCA-CD54/74HC393 and CD54/74HCT393 are 4-stage ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of the stage advances one count on the negative transition of each clock pulse; a high voltage level on the MR line resets all counters to their zero state. All inputs and outputs are buffered.

The CD54HC393 and CD54HCT393 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC393 and CD74HCT393 are supplied in 14-lead dual-in-line plastic package (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5V$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL} = 0.8V \text{ max.}$, $V_{IH} = 2V \text{ min.}$
CMOS input compatibility
 $I_{IN} \leq 1 \mu A$ @ V_{OL} , V_{OH}




Fig. 1 - Logic diagram, one-half of HC/HCT393.

92CM-38368R3

CD54/74HC393

CD54/74HCT393

MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_I < -0.5$ V OR $V_I > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_O < -0.5$ V OR $V_O > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_O) (FOR -0.5 V $< V_O < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT, (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, V_I, V_O	0	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times, t_r, t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.



92CS-38376R3

TERMINAL ASSIGNMENT

CD54/74HC393 CD54/74HCT393

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC393/CD54HC393									CD74HCT393/CD54HCT393								UNITS					
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE			54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE				74HCT TYPE		54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C			V _I V	V _{CC} V	+25°C				-40/ +85°C		-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max		Min	Max	Min	Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5	to	2	—	—	2	—	2	—	—	V
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—	—	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5	to	—	—	0.8	—	0.8	—	0.8	—	V
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—	—											
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—	—												
			6	5.9	—	—	5.9	—	5.9	—	—												
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	—	V
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—												
			6	—	—	0.1	—	0.1	—	0.1	—												
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	—	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
nCP	0.4
nMR	1

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC393 CD54/74HCT393




Fig. 2 - Flip-flop logic detail.

TRUTH TABLES

CP COUNT	OUTPUTS			
	Q0	Q1	Q2	Q3
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H
10	L	H	L	H
11	H	H	L	H
12	L	L	H	H
13	H	L	H	H
14	L	H	H	H
15	H	H	H	H

CP	MR	OUTPUT
	L	NO CHANGE
	L	COUNT
X	H	L L L L

X = Don't Care

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	C _L pF	Typical		
			HC	HCT	Units
Propagation Delay nCP to nQ0 Output	t _{PLH}	15	12	13	ns
	t _{PHL}				
Propagation Delay Qn to Qn + 1	t _{PLH}	15	4	4	
	t _{PHL}				
Propagation Delay MR to Qn Output	t _{PHL}	15	11	13	
Power Dissipation Capacitance*	C _{PD}	—	20	21	pF

*C_{PD} is used to determine the power consumption.

$$PD = C_{PD} V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_i / M) \text{ where: } M = 2^1, 2^2, 2^3, 2^4$$

C_L = output load capacitance

f_i = input frequency


Pre-requisite for Switching Function

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency	f _{MAX}	2	6	—	—	5	—	—	—	4	—	—	—	MHz	
		4.5	30	—	27	—	24	—	22	—	20	—	18		
		6	35	—	—	—	28	—	—	—	24	—	—		
Clock Pulse Width	t _w	2	80	—	—	100	—	—	—	120	—	—	—	ns	
		4.5	16	—	19	—	20	—	24	—	24	—	29		
		6	14	—	—	—	17	—	—	—	20	—	—		
Reset Recovery Time	t _{REC}	2	5	—	—	5	—	—	—	5	—	—	—	ns	
		4.5	5	—	5	—	5	—	5	—	5	—	5		
		6	5	—	—	—	5	—	—	—	5	—	—		
Reset Pulse Width	t _w	2	80	—	—	100	—	—	—	120	—	—	—	ns	
		4.5	16	—	16	—	20	—	20	—	24	—	24		
		6	14	—	—	—	17	—	—	—	20	—	—		

CD54/74HC393 CD54/74HCT393


SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r,t_f=6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Time: Q _n to Q _{n+1}	t _{PLH}	2	—	45	—	—	—	55	—	—	—	70	—	—	ns
	t _{PHL}	4.5	—	9	—	12	—	11	—	15	—	14	—	18	
		6	—	8	—	—	—	9	—	—	—	12	—	—	
nCP̄ to nQ0	t _{PLH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t _{PHL}	4.5	—	30	—	32	—	38	—	40	—	45	—	48	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
nCP̄ to nQ1	t _{PLH}	2	—	190	—	—	—	245	—	—	—	295	—	—	ns
	t _{PHL}	4.5	—	38	—	32	—	49	—	55	—	59	—	66	
		6	—	33	—	—	—	42	—	—	—	50	—	—	
nCP to nQ2	t _{PLH}	2	—	240	—	—	—	300	—	—	—	360	—	—	ns
	t _{PHL}	4.5	—	48	—	50	—	60	—	70	—	72	—	84	
		6	—	41	—	—	—	51	—	—	—	61	—	—	
nCP̄ to nQ3	t _{PLH}	2	—	285	—	—	—	355	—	—	—	430	—	—	ns
	t _{PHL}	4.5	—	57	—	62	—	71	—	85	—	86	—	102	
		6	—	48	—	—	—	60	—	—	—	73	—	—	
MR to Q _n	t _{PLH}	2	—	135	—	—	—	170	—	—	—	205	—	—	ns
	t _{PHL}	4.5	—	27	—	32	—	34	—	40	—	41	—	48	
		6	—	23	—	—	—	29	—	—	—	35	—	—	
Output Transition Time	t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t _{TLH}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _I	—	—	10	—	10	—	10	—	10	—	10	—	10	pF



	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3 V
SWITCHING VOLTAGE, V _S	50% V _{CC}	1.3 V

92CS-38370R2



	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3 V
SWITCHING VOLTAGE, V _S	50%	1.3 V


92CS-38371R2

Fig. 3 - Clock pre-requisite, propagation-delay, and output-transition times.

Fig. 4 - Master-Reset pre-requisite and propagation-delay times.

CD54/74HC533, CD54/74HCT533 CD54/74HC563, CD54/74HCT563

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Octal Inverting Transparent Latch, 3-State Outputs

Type Features:

- Common latch-enable control
- Common 3-state output-enable control
- Buffered inputs
- 3-State outputs
- Bus line driving capacity
- Typical propagation delay = 13 ns @ $V_{CC} = 5 V$, $C_L = 15 pF$, $T_A = 25^\circ C$ (Data to Output)

The RCA CD54/74HC/HCT533/563 are high-speed Octal Transparent Latches manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LSTTL devices.


The outputs are transparent to the inputs when the latch enable (\overline{LE}) is high. When the latch enable (\overline{LE}) goes low the data is latched. The output enable (\overline{OE}) controls the 3-state outputs. When the output enable (\overline{OE}) is high the outputs will be in the high impedance state. The latch operation is independent of the state of the output enable.

The CD54/74HC533 and CD54/74HCT533 are identical in function to the CD54/74HC563 and CD54/74HCT563 but have different pinouts. The CD54/74HC533 and CD54/74HCT533 are similar to the CD54/74HC373 and CD54/74HCT373; the latter are non-inverting types.

The CD54HC/HCT533/563 are supplied in 20-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT533/563 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features

- Fanout (Over Temperature Range):
Standard Outputs — 10 LSTTL Loads
Bus Driver Outputs — 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ;
@ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_1 \leq 1 \mu A$ @ V_{OL} , V_{OH}



LOGIC DIAGRAM

92CM-38342

CD54/74HC533, CD54/74HCT533 CD54/74HC563, CD54/74HCT563

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
 (Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 35 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}): ± 70 mA

POWER DISSIPATION PER PACKAGE (P_D):
 For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
 For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
 For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mW
 For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
 For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW
 For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):
 PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$
 PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{Stg}) -65 to $+150^\circ\text{C}$


LEAD TEMPERATURE (DURING SOLDERING):
 At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$
 Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:


For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) V_{CC} :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage V_{IN}, V_{OUT}	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ\text{C}$ $^\circ\text{C}$
Input Rise and Fall Times, t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns

*Unless otherwise specified, all voltages are referenced to Ground.



CD54/74HC533, CD54/74HCT533
TERMINAL ASSIGNMENT



CD54/74HC563, CD54/74HCT563
TERMINAL ASSIGNMENT

CD54/74HC533, CD54/74HCT533 CD54/74HC563, CD54/74HCT563

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC533/CD54HC533 CD74HC563/CD54HC563										CD74HCT533/CD54HCT533 CD74HCT563/CD54HCT563										UNITS									
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE			54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE				54HCT TYPE								
	V _I V	I _O mA	V _{CC} V	+25°C						-40/ +85°C			-55/ +125°C			V _I V	V _{CC} V	+25°C						-40/ +85°C			-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min			Max	Min	Max		Min	Max	Min	Max					
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	—	4.5			2	—	—	2	—	2	—	—	V				
				4.5	3.15	—	—	3.15	—	3.15	—	—	—	—	to			—	—	0.8	—	0.8	—	0.8	—	V				
				6	4.2	—	—	4.2	—	4.2	—	—	—	5.5												V				
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	—	4.5			—	—	0.8	—	0.8	—	0.8	—	V				
				4.5	—	—	1.35	—	1.35	—	1.35	—	—	—	to			—	—	—	—	—	—	—	—	V				
				6	—	—	1.8	—	1.8	—	1.8	—	—	5.5												V				
High-Level Output Voltage	V _{OH}	V _{IL} or -0.02		2	1.9	—	—	1.9	—	1.9	—	—	—	V _{IL} or 4.5			4.4	—	—	4.4	—	4.4	—	4.4	—	V				
CMOS Loads	V _{IH}			4.5	4.4	—	—	4.4	—	4.4	—	—	—	V _{IH}			—	—	—	—	—	—	—	—	—	V				
				6	5.9	—	—	5.9	—	5.9	—	—	—													V				
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	V _{IL} or -6 -7.8		4.5	3.98	—	—	3.84	—	3.7	—	—	V _{IL} or 4.5			3.98	—	—	3.84	—	3.7	—	—	—	V					
Low-Level Output Voltage	V _{OL}	V _{IL} or 0.02		2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or 4.5			—	—	0.1	—	0.1	—	0.1	—	0.1	—	V				
CMOS Loads	V _{IH}			4.5	—	—	0.1	—	0.1	—	0.1	—	V _{IH}			—	—	—	—	—	—	—	—	—	—	V				
				6	—	—	0.1	—	0.1	—	0.1	—														V				
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	V _{IL} or 6 7.8		4.5	—	—	0.26	—	0.33	—	0.4	—	V _{IL} or 4.5			—	—	0.26	—	0.33	—	0.4	—	0.4	—	V				
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} & Gnd			5.5	—	—	±0.1	—	±1	—	±1	—	μA					
Quiescent Device Current	I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{CC} or Gnd			5.5	—	—	8	—	80	—	160	—	μA					
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *													V _{CC} -2.1 to 5.5			—	100	360	—	450	—	490	—	μA						
3-State Leakage Current	I _{OZ}	V _{IL} or V _{IH}	V _O =V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	—	V _{IL} or V _{IH}			5.5	—	—	±0.5	—	±5.0	—	±10	—	μA					

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
DO — D7	0.15
LE	0.30
OE	0.55

*Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC533, CD54/74HCT533 CD54/74HC563, CD54/74HCT563

SWITCHING CHARACTERISTICS (V_{CC}=5 V, T_A=25° C, Input t_r=6 ns)

CHARACTERISTIC	C _L (pF)	TYPICAL VALUES				UNITS	
		HC		HCT			
		533	563	533	563		
Propagation Delay Data to Qn Output Fig. 3	t _{PLH} t _{PHL}	15	13	12	14	12	ns
Propagation Delay \overline{LE} to Qn Output Fig. 4	t _{PLH} t _{PHL}	15	14	13	16	14	
Output High Z to High Level, Fig. 6	t _{PZH}	15	12	12	14	14	
Output High Z to Low Level, Fig. 7	t _{PZL}	15	12	12	14	14	
Output High Level to High Z, Fig. 6	t _{PHZ}	15	12	12	12	14	
Output Low Level to High Z, Fig. 7	t _{PLZ}	15	12	12	12	14	
Power Dissipation Capacitance	C _{PD} *	—	42	42	42	42	pF

*C_{PD} determines the no-load dynamic power consumption per latch. It is obtained by the following relationship:

$$P_D \text{ (total power per latch)} = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$$

where f_i = input frequency
 f_o = output frequency
 C_L = output load capacitance
 V_{CC} = supply voltage.

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION V _{CC} V	LIMITS												UNITS		
		25° C				-40° C to +85° C				-55° to +125° C						
		HC		HCT		74HC		74HCT		54HC		54HCT				
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
\overline{LE} Pulse Width (Fig. 4)	t _w	2	80	—	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	16	—	—	20	—	20	—	24	—	24	—		
	6	14	—	—	—	—	17	—	—	—	20	—	—	—		
Set-up Time Data to \overline{LE} (Fig. 5)	t _{su}	2	50	—	—	—	—	65	—	—	—	75	—	—	—	ns
	4.5	10	—	10	—	—	13	—	13	—	15	—	15	—		
	6	9	—	—	—	—	11	—	—	—	13	—	—	—		
Hold Time Data to \overline{LE} (Fig. 5)	t _h	2	35	—	—	—	—	45	—	—	—	55	—	—	—	ns
	533	4.5	7	—	8	—	—	9	—	10	—	11	—	12	—	
	6	6	—	—	—	—	8	—	—	—	7	—	—	—		
563	2	4	—	—	—	—	—	4	—	—	—	4	—	—	—	ns
	4.5	4	—	5	—	—	—	4	—	5	—	4	—	5	—	
	6	4	—	—	—	—	—	4	—	—	—	4	—	—	—	

TRUTH TABLE

Output Enable	Latch Enable	Data	Q Output
L	H	H	L
L	H	L	H
L	L	l	H
L	L	h	L
H	X	X	Z

Note:

L = Low voltage level

H = High voltage level

l = Low voltage level one set-up time

prior to the high to low latch enable transition

h = High voltage level one set-up time

prior to the high to low latch enable transition

X = Don't care


Z = High impedance state

CD54/74HC533, CD54/74HCT533 CD54/74HC563, CD54/74HCT563

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)


CHARACTERISTIC	TEST CONDITIONS V _{CC} (V)	LIMITS										UNITS			
		+25° C		-40° C to +85° C				-55° C to +125° C							
		HC		HCT		74HC		74HCT		54HC			54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay Data to Qn	t _{PLH}	2	—	165	—	—	—	205	—	—	—	250	—	—	ns
	t _{PHL}	4.5	—	33	—	34	—	41	—	43	—	50	—	51	
	533	6	—	28	—	—	—	35	—	—	—	43	—	—	
\overline{LE} to Qn	t _{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t _{PHL}	4.5	—	35	—	38	—	44	—	48	—	53	—	57	
	533	6	—	30	—	—	—	37	—	—	—	45	—	—	
Enable Times	t _{PZH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t _{PZL}	4.5	—	30	—	35	—	38	—	44	—	45	—	53	
	533	6	—	26	—	—	—	33	—	—	—	38	—	—	
Disable Times	t _{PHZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t _{PLZ}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
	533	6	—	26	—	—	—	33	—	—	—	38	—	—	
Propagation Delay Data to Qn	t _{PLH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t _{PHL}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
	563	6	—	26	—	—	—	33	—	—	—	38	—	—	
\overline{LE} to Qn	t _{PLH}	2	—	165	—	—	—	205	—	—	—	250	—	—	ns
	t _{PHL}	4.5	—	33	—	35	—	41	—	44	—	50	—	53	
	563	6	—	28	—	—	—	35	—	—	—	43	—	—	
Enable and Disable Times	t _{PZH} , t _{PZL}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t _{PHZ} , t _{PLZ}	4.5	—	30	—	35	—	38	—	44	—	45	—	53	
	563	6	—	26	—	—	—	33	—	—	—	38	—	—	
Input Capacitance	C _I		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C _O		—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC533, CD54/74HCT533 CD54/74HC563, CD54/74HCT563




	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V

Fig. 3 — Data to Q_n output propagation delays and output transition times.




	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V

Fig. 4 — Latch enable propagation delays.




	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V

Fig. 5 — Latch enable pre-requisite times.



	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V
V _t	50% V _{CC}	1.3 V
V _w	90% V _{CC}	4.15 V

Fig. 6 — 3-state propagation delays.




	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
V _S	50% V _{CC}	1.3 V
V _t	50% V _{CC}	1.3 V
V _w	10% V _{CC}	0.45 V

Fig. 7 — 3-state propagation delays.

CD54/74HC534, CD54/74HCT534 CD54/74HC564, CD54/74HCT564

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Octal D-Type Flip-Flop, 3-State, Inverting Positive-Edge Triggered

Type Features:

- Common 3-state output-enable control
- Buffered inputs
- 3-State outputs
- Bus line driving capability
- Typical propagation delay = 13 ns @ $V_{CC} = 5V$, $C_L = 15 pF$, $T_A = 25^\circ C$ (clock to output)

The RCA-CD54/74HC534, 564 and CD54/74HCT534, 564 are high speed OCTAL D-TYPE FLIP-FLOPS manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LSTTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system. The two types are functionally identical and differ only in their pinout arrangements.

The CD54/74HC534, 564 and CD54/74HCT534, 564 are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are inverted and transferred to the Q outputs on the positive going transition of the CLOCK input. When a high logic level is applied to the OUTPUT ENABLE input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The CD54/74HCT logic family is speed, function, and pin compatible with the standard 54LS/74LS logic family.

The CD54HC and CD54HCT devices are supplied in 20-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC and CD74HCT devices are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs — 10 LSTTL Loads
Bus Driver Outputs — 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}




Fig. 1 - Logic diagram.

92CM-38413

CD54/74HC534, CD54/74HCT534 CD54/74HC564, CD54/74HCT564

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{cc}):

(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{cc} +0.5 V)	± 20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{cc} +0.5 V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{cc} +0.5 V)	± 35 mA
DC V _{cc} OR GROUND CURRENT (I _{cc}):	± 70 mA

POWER DISSIPATION PER PACKAGE (P_d):

For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C

STORAGE TEMPERATURE (T_{stg})

-65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package Temperature Range) V _{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _i , V _o	0	V _{cc}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t _r , t _f			
at 2V	0	1000	ns
at 4.5 V	0	500	ns
at 6V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

TRUTH TABLE


TRUTH TABLE				
OE	Inputs			Output
	CP	Dn	Qn	
L		H	L	
L	↗	L	H	
L	L	X	No Change	
H	X	X	Z	

Note:


X=Don't care

Z=High impedance state

↗=Low-to-High transition



Top View
CD54/74HC, HCT534 Types
TERMINAL ASSIGNMENT



Top View
CD54/74HC, HCT564 Types
TERMINAL ASSIGNMENT

CD54/74HC534, CD54/74HCT534 CD54/74HC564, CD54/74HCT564

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC534/CD54HC534 CD74HC564/CD54HC564										CD74HCT534/CD54HCT534 CD74HCT564/CD54HCT564								UNITS			
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min		Max	Min	Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5										V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	—	—	
			6	4.2	—	—	4.2	—	4.2	—	—	5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5										V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	0.8	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}											V
or			4.5	4.4	—	—	4.4	—	4.4	—	—	or	4.5	4.4	—	—	4.4	—	4.4	—	—	
CMOS Loads	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}											
TTL Loads (Bus Driver)	V _{IL}										V _{IL}											V
	or	-6	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	—		
	V _{IH}	-7.8	6	5.48	—	—	5.34	—	5.2	—	V _{IH}											
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}											V
or			4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1	—	
CMOS Loads	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}										
TTL Loads (Bus Driver)	V _{IL}										V _{IL}											V
	or	6	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—		
	V _{IH}	7.8	6	—	—	0.26	—	0.33	—	0.4	V _{IH}											
Input Leakage Current I _I	V _{CC}		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd											μA
or	Gnd											5.5	—	—	±0.1	—	±1	—	±1	—	±1	
Quiescent Device Current I _{CC}	V _{CC}	0	6	—	—	8	—	80	—	160		V _{CC}										
or	Gnd										or	5.5	—	—	8	—	80	—	160	—	160	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _O =V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5.0	—	±10	—	±10	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
D ₀ —D ₇	0.15
CP	0.30
$\overline{\text{OE}}$	0.55

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC534, CD54/74HCT534 CD54/74HC564, CD54/74HCT564

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r = 6 ns)

CHARACTERISTIC	C _L (pF)	TYPICAL		UNITS	
		HC	HCT		
Propagation Delay Clock to Q	t _{PLH} t _{PHL}	15	13	14	ns
Propagation Delay Output Disable to Q	t _{PLZ} t _{PHZ}	15	12	12	ns
Propagation Delay Output Enable to Q	t _{PZL} t _{PZH}	15	12	14	ns
Maximum Clock Frequency	f _{max}	15	60	50	MHz
Power Dissipation Capacitance*	C _{PD}	—	32	36	pF

*C_{PD} is used to determine the dynamic power consumption, per package.
 $P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$ where: f_i = input frequency f_o = output frequency,
 C_L = output load capacitance, V_{CC} = supply voltage.


PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION V _{CC} V	LIMITS												UNITS
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency f _{max}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	4.5	30	—	25	—	25	—	20	—	20	—	16	—	
	6	35	—	—	—	29	—	—	—	23	—	—	—	
Clock Pulse Width Fig. 2 t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	20	—	20	—	25	—	24	—	30	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
Set-up Time Data to Clock Fig. 3 t _{su}	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
	4.5	12	—	20	—	15	—	25	—	18	—	30	—	
	6	10	—	—	—	13	—	—	—	15	—	—	—	
Hold Time Data to Clock Fig. 3 t _h	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
	4.5	5	—	5	—	5	—	5	—	5	—	5	—	
	6	5	—	—	—	5	—	—	—	5	—	—	—	
564 t _h	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
	4.5	5	—	3	—	5	—	3	—	5	—	3	—	
	6	5	—	—	—	5	—	—	—	5	—	—	—	

CD54/74HC53A, CD54/74HCT53A CD54/74HC56A, CD54/74HCT56A

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)


CHARACTERISTIC	TEST CONDITION	25°C				-40°C to +85°C				-55°C to +125°C				UNITS	
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay Clock to Output Fig. 2	t_{PLH}	2	—	165	—	—	—	205	—	—	—	250	—	—	ns
	t_{PHL}	4.5	—	33	—	35	—	41	—	44	—	50	—	53	
		6	—	28	—	—	—	35	—	—	—	43	—	—	
Propagation Delay Output Disable to Q Fig. 4 534	t_{PLZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t_{PHZ}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Propagation Delay Output Disable to Q Fig. 4 564	t_{PLZ}	2	—	135	—	—	—	170	—	—	—	205	—	—	ns
	t_{PHZ}	4.5	—	27	—	30	—	34	—	38	—	41	—	45	
		6	—	23	—	—	—	29	—	—	—	35	—	—	
Propagation Delay Output Enable to Q Fig. 4	t_{PZL}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t_{PZH}	4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time Fig. 2	t_{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	t_{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C_o	—	—	20	—	20	—	20	—	20	—	20	—	20	pF



92CS-38442

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_s	50% V_{CC}	1.3 V


Fig. 2—Clock to output delays and clock pulse width.



92CS-36954

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_s	50% V_{CC}	1.3 V

Fig. 3—Data set-up and hold times.




92CS-38407

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_s	50% V_{CC}	1.3 V

Fig. 4—Transition times and propagation delay times.

CD54/74HC540, CD54/74HCT540 CD54/74HC541, CD54/74HCT541

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Octal Buffer and Line Drivers, 3-State

Type Features:

- 540 Inverting
- 541 Non-Inverting
- Buffered Inputs
- 3-State Outputs
- Bus Line Driving Capability
- Typical Propagation Delay = 9 ns
@ $V_{CC} = 5 V$, $C_L = 15 pF$, $T_A = 25^\circ C$

The RCA-CD54/74HC540 and CD54/74HCT540 are Inverting Octal Buffers and Line Drivers with 3-State Outputs and the capability to drive 15 LSTTL loads. The RCA-CD54/74HC541 and CD54/74HCT541 are Non-Inverting Octal Buffers and Line Drivers with 3-State Outputs that can drive 15 LSTTL loads. The Output Enables ($\overline{OE1}$ and $\overline{OE2}$) control the 3-State Outputs. If either $\overline{OE1}$ or $\overline{OE2}$ is HIGH the outputs will be in the high impedance state. For data output $\overline{OE1}$ and $\overline{OE2}$ both must be LOW.

The CD54HC and CD54HCT devices are supplied in 20-lead ceramic dual-in-line packages (F suffix). The CD74HC and CD74HCT devices are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} : @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_I \leq 1 \mu A$ @ V_{OL} , V_{OH}

TRUTH TABLE

INPUTS			OUTPUTS	
$\overline{OE1}$	$\overline{OE2}$	A_n	HC/ HCT540	HC/ HCT541
L	L	H	L	H
H	X	X	Z	Z
X	H	X	Z	Z
L	L	L	H	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

CD54/74HC540, CD54/74HCT540 CD54/74HC541, CD54/74HCT541

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} - 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} - 0.5$ V)	± 35 mA
DC V_{CC} OR GROUND CURRENT, PER PIN (I_{CC})	± 70 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C




Fig. 1 — Logic diagram for the CD54/74HC/HCT 540 & 541

CD54/74HC540, CD54/74HCT540 CD54/74HC541, CD54/74HCT541

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC540/CD54HC540 CD74HC541/CD54HC541										CD74HCT540/CD54HCT540 CD74HCT541/CD54HCT541								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min		Max	Min	Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5										V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	—	—	V
			6	4.2	—	—	4.2	—	4.2	—	—	5.5										V
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5										V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	0.8	V
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										V
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—		4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
			6	5.9	—	—	5.9	—	5.9	—		4.5	3.98	—	—	3.84	—	3.7	—	3.7	—	V
TTL Loads (Bus Driver)	V _{IL} or V _{IH}		-6	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	3.7	V
			-7.8	6	5.48	—	—	5.34	—	5.2	—	V _{IH}										V
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1		4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
			6	—	—	0.1	—	0.1	—	0.1		4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
TTL Loads (Bus Driver)	V _{IL} or V _{IH}		6	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—	V
			7.8	6	—	—	0.26	—	0.33	—	0.4	V _{IH}										V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5	to	—	100	360	—	450	—	490	—	μA
											5.5											μA
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V = V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5.0	—	±10	—	±10	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Tables

CD54/74 HCT 540	
Input	Unit Loads*
A0 — A7	1
OE2	0.75
OE1	1.15

CD54/74 HCT 541	
Input	Unit Loads*
A0 — A7	0.4
OE2	0.75
OE1	1.15

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC540, CD54/74HCT540 CD54/74HC541, CD54/74HCT541

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{IN}, V_{OUT}	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5 V, T_A = 25^\circ C, \text{Input } t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC		C_L (pF)	TYPICAL				UNITS
			540		541		
			HC	HCT	HC	HCT	
Propagation Delay Data to Output	t_{PHL}, t_{PLH}	15	9	9	9	11	ns
Output Enable and Disable to Outputs	$t_{PZH}, t_{PZL}, t_{PHZ}, t_{PLZ}$	15	13	14	14	14	ns
Power Dissipation Capacitance*	C_{PD}	—	50	55	48	55	pF

* C_{PD} is used to determine the dynamic power consumption per channel.

$$PD = V_{CC}^2 f_i (C_{PD} + C_L)$$

f_i = input frequency,


C_L = output load capacitance

V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}, \text{Input } t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Data to Outputs	t_{PLH}	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
HC/HCT 540	t_{PHL}	4.5	—	22	—	24	—	28	—	30	—	33	—	36	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Propagation Delay Data to Outputs	t_{PLH}	2	—	115	—	—	—	145	—	—	—	175	—	—	ns
HC/HCT541	t_{PHL}	4.5	—	23	—	28	—	29	—	35	—	35	—	42	
		6	—	20	—	—	—	25	—	—	—	30	—	—	
Propagation Delay Output Enable and Disable to Outputs	$t_{PZH}, t_{PZL},$ t_{PHZ}, t_{PLZ}	2	—	160	—	—	—	200	—	—	—	240	—	—	ns
		4.5	—	32	—	35	—	40	—	44	—	48	—	53	
		6	—	27	—	—	—	34	—	—	—	41	—	—	
Output Transition Time	t_{TLH} t_{THL}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
		4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C_o		—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC540, CD54/74HCT540 CD54/74HC541, CD54/74HCT541



	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 3 — Transition times and propagation delay times.






Fig. 4 — Three-state propagation delay test circuit.




CD54/74HC, HCT540 Types
TERMINAL ASSIGNMENT



CD54/74HC, HCT541 Types
TERMINAL ASSIGNMENT

CD54/74HC583 CD54/74HC583

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

The RCA-CD54/74HC583 and CD54/74HCT583 are binary-coded-decimal (BCD) full adders that add two 4-bit BCD numbers and generate a carry-out bit if the sum exceeds 9.

The CD54HC/HCT583 are supplied in 16-lead hermetic dual-in-line frit seal ceramic packages (F suffix). The CD74HC/HCT583 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).


4-Bit BCD Full Adder With Fast Carry

Type Features:

- Adds two decimal numbers
- Full internal lookahead
- Fast ripple carry for economical expansion

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$
of V_{CC} , @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC583 CD54/74HC583




Fig. 1 - Logic diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _I < -0.5 V OR V _I > V _{CC} +0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _O < -0.5 V OR V _O > V _{CC} +0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _O < V _{CC} +0.5 V)	±25 mA
DC V _{CC} OR GROUND CURRENT (I _{CC})	±50 mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C
STORAGE TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300°C

CD54/74HC583

CD54/74HC583

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{CC} * CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage V _I , V _O	0	V _{CC}	V
Operating Temperature T _A : CD74 Types CD54 Types	-40 -55	+85 +125	°C °C
Input Rise and Fall Times, t _r , t _f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns

*Unless otherwise specified, all voltages are referenced to Ground.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC583/CD54HC583										CD74HCT583/CD54HCT583										UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES				54HCT TYPES		
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C				-55/ +125° C		
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max				
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5	2	—	—	2	—	2	—	—	V		
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	5.5	—	—	—	—	—	—	—	—	V		
			6	4.2	—	—	4.2	—	4.2	—	—	—	—	—	—	—	—	—	—	—	—	V		
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5	—	—	0.8	—	0.8	—	0.8	—	V		
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	5.5	—	—	—	—	—	—	—	—	V		
			6	—	—	1.8	—	1.8	—	1.8	—	—	—	—	—	—	—	—	—	—	—	V		
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	—	V		
CMOS Loads			6	5.9	—	—	5.9	—	5.9	—	—	V _{IH}	—	—	—	—	—	—	—	—	—	V		
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	V		
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	V		
CMOS Loads			6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}	—	—	—	—	—	—	—	—	—	V		
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	—	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	V		
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	µA		
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	µA		
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	µA		

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

CD54/74HC583
CD54/74HC583

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
All	1.5

* Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

SWITCHING CHARACTERISTICS ($V_{CC} = 5 V$, $T_A = 25^\circ C$, Input $t_r = 6 ns$)

CHARACTERISTIC	C_L (pF)	TYPICAL VALUES		UNITS
		HC	HCT	
Propagation Delay, C _n to S _n	t_{PHL}, t_{PLH}	15	24	ns
A _n or B _n to S _n	t_{PHL}, t_{PLH}	15	23	
C _n to C _n + 4	t_{PHL}, t_{PLH}	15	15	
A _n or B _n to C _n + 4	t_{PHL}, t_{PLH}	15	16	
Power Dissipation Capacitance *	C _{PD}	—	50	pF

*CPD is used to determine the dynamic power consumption, per package


$P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where: f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50 pF$, Input $t_r = 6 ns$)

CHARACTERISTIC	TEST CONDITIONS V_{CC} V	LIMITS										UNITS						
		25°C				-40°C to +85°C				-55°C to +125°C								
		HC		HCT		74HC		74HCT		54HC			54HCT					
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.				
Propagation Delay, C _n to S _n	t_{PLH}	2	—	290	—	—	—	—	365	—	—	—	—	435	—	—	ns	
	t_{PHL}	4.5	—	58	—	58	—	73	—	73	—	87	—	87	—	87		
		6	—	49	—	—	—	62	—	—	—	74	—	—	—	—		
A _n or B _n to S _n	t_{PLH}	2	—	280	—	—	—	350	—	—	—	—	420	—	—	ns		
	t_{PHL}	4.5	—	56	—	68	—	70	—	85	—	84	—	102	—			102
		6	—	48	—	—	—	60	—	—	—	71	—	—	—			—
C _n to C _n + 4	t_{PLH}	2	—	180	—	—	—	225	—	—	—	—	270	—	—		ns	
	t_{PHL}	4.5	—	36	—	42	—	45	—	53	—	54	—	63	—			63
		6	—	31	—	—	—	38	—	—	—	46	—	—	—			—
A _n or B _n to C _n + 4	t_{PLH}	2	—	195	—	—	—	245	—	—	—	—	295	—	—	ns		
	t_{PHL}	4.5	—	39	—	51	—	49	—	64	—	59	—	77	—			77
		6	—	33	—	—	—	42	—	—	—	50	—	—	—			—
Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	—	110	—	—		ns	
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	—			22
		6	—	13	—	—	—	16	—	—	—	19	—	—	—			—
Input Capacitance	C _i		—	10	—	10	—	10	—	10	—	10	—	10	—	10	pF	

CD54/74HC583

CD54/74HC583



92CS-36948RI

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 2 - Transition and propagation delay times.


Application

In an application where a binary number whose decimal value is greater than 9 is to be added to a BCD number (0-9), this device can be used to convert the binary number to a BCD number and a carry. The resultant BCD + carry can

then be added to the other BCD operand to complete the operation. The conversion from binary to BCD is accomplished by adding the binary number to BCD "0" (binary number on A0-A3 and 0000 on B0-B3).

CD54/74HC640, CD54/74HCT640 CD54/74HC643, CD54/74HCT643

High-Speed CMOS Logic



Octal 3-State Bus Transceivers

Inverting (HC/HCT640)
True/Inverting (HC/HCT643)

Type Features:

- 3-state outputs
- Buffered inputs
- Applications in multiple-data-bus architecture

The RCA-CD54/74HC640, 643 and CD54/74HCT640, 643 silicon-gate CMOS 3-state bidirectional inverting and non-inverting buffers are intended for two-way asynchronous communication between data buses. They have high drive current outputs which enable high-speed operation when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuits, and have speeds comparable to low power Schottky TTL circuits. They can drive 15 LSTTL loads.

The CD54/74HC640 and CD54/74HCT640 are inverting buffers; the CD54/74HC643 and CD54/74HCT643 are true/inverting buffers.

The direction of data flow (A to B, B to A) is controlled by the DIR input.

Outputs are enabled by a low on the Output Enable input (\overline{OE}); a high \overline{OE} puts these devices in the high impedance mode.

The CD54HC640, 643 and the CD54HCT640, 643 are supplied in 20-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC640, 643 and CD74HCT640, 643 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). These devices are also supplied in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to +85° C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity: $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} @ $V_{CC}=5 V$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL}=0.8 V \text{ max.}$, $V_{IH}=2 V \text{ min.}$
CMOS input compatibility
 $I_i \leq 1 \mu A @ V_{OL}, V_{OH}$





Fig. 1 - Logic diagram.

CD54/74HC640, CD54/74HCT640 CD54/74HC643, CD54/74HCT643



FUNCTIONAL DIAGRAM
TRUE/INVERTING HC/HCT643

TRUTH TABLE

CONTROL INPUTS		HC, HCT640 Series		HC, HCT643 Series	
		DATA PORT STATUS		DATA PORT STATUS	
\overline{OE}	DIR	A_n	B_n	A_n	B_n
L	L	\overline{O}	I	O	I
H	H	Z	Z	Z	Z
H	L	Z	Z	Z	Z
L	H	I	\overline{O}	I	\overline{O}

To prevent excess currents in the High-Z modes all I/O terminals should be terminated with 10K Ω to 1M Ω resistors.

- H = High
- L = Low
- I = Input
- O = Output (Same Level as Input)
- \overline{O} = Output (Inversion of Input Level)
- Z = High Impedance

MAXIMUM RATINGS, Absolute-Maximum Values:

- DC SUPPLY-VOLTAGE, (V_{cc}): -0.5 to +7 V
- (Voltages referenced to ground)
- DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V) ± 20 mA
- DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V) ± 20 mA
- DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{cc} + 0.5$ V) ± 35 mA
- DC V_{cc} OR GROUND CURRENT, (I_{cc}) ± 70 mA
- POWER DISSIPATION PER PACKAGE (P_D):
- For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) 500 mW
- For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
- For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H) 500 mW
- For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
- For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW
- For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
- OPERATING-TEMPERATURE RANGE (T_A):
- PACKAGE TYPE F, H -55 to $+125^\circ$ C
- PACKAGE TYPE E, M -40 to $+85^\circ$ C
- STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ$ C
- LEAD TEMPERATURE (DURING SOLDERING):
- At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C
- Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, V_i, V_o	0	V_{cc}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times, t_r, t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC640, CD54/74HCT640 CD54/74HC643, CD54/74HCT643

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC640/643/CD54HC640/643										CD74HCT640/643/CD54HCT640/643								UNITS					
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE			54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE				
	V _I	I _O	V _{CC}	+25°C						-40/+85°C		-55/+125°C		V _I	V _{CC}	+25°C				-40/+85°C		-55/+125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min	Max	Min			Typ	Max	Min		Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5			2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	to			—	—	—	—	—	—	—	V	
			6	4.2	—	—	4.2	—	4.2	—	—	—	5.5			—	—	—	—	—	—	—	V	
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5			—	—	0.8	—	0.8	—	0.8	—	V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to			—	—	—	—	—	—	—	—	—	V
			6	—	—	1.8	—	1.8	—	1.8	—	5.5			—	—	—	—	—	—	—	—	—	V
High-Level Output Voltage V _{OH}	V _{IL}		2	1.9	—	—	1.9	—	1.9	—	—	V _{IL}			4.5	4.4	—	—	4.4	—	4.4	—	V	
	or	-0.02	4.5	4.4	—	—	4.4	—	4.4	—	—	or	4.5	4.4	—	—	—	—	—	—	—	—	V	
	CMOS Loads	V _{IH}	6	5.9	—	—	5.9	—	5.9	—	—	V _{IH}			—	—	—	—	—	—	—	—	—	V
TTL Loads Bus Driver	V _{IL}										—												V	
	or	-6	4.5	3.98	—	—	3.84	—	3.7	—	—	or	4.5	3.98	—	—	—	—	3.84	—	3.7	—	V	
	V _{IH}	-7.8	6	5.48	—	—	5.34	—	5.2	—	—	V _{IH}			—	—	—	—	—	—	—	—	V	
Low-Level Output Voltage V _{OL}	V _{IL}	^{*)}	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL}			—	—	—	—	—	—	—	—	V	
	or	0.02	4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V	
	CMOS Loads	V _{IH}	6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}			—	—	—	—	—	—	—	—	—	V
TTL Loads Bus Driver	V _{IL}										—												V	
	or	6	4.5	—	—	0.26	—	0.33	—	0.4	—	or	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V	
	V _{IH}	7.8	6	—	—	0.26	—	0.33	—	0.4	—	V _{IH}			—	—	—	—	—	—	—	—	V	
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA	
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA	
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	—	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	—	±10	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *	
	HCT640	HCT643
DIR	0.9	0.9
OE, A	1.5	1.5
B	1.5	0.4

* Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC640, CD54/74HCT640 CD54/74HC643, CD54/74HCT643

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L pF	SYMBOL	TYPICAL VALUES				UNITS
			HC640	HCT640	HC643	HCT643	
Propagation Delay $A \rightarrow \bar{B}, B \rightarrow \bar{A}$	15	t_{PHL}, t_{PLH}	7	9	7	9	ns
$B \rightarrow A$			—	—	9	10	
Enable to High Z		t_{PHZ}, t_{PLZ}	12	12	12	12	
Enable from High Z			t_{PZH}, t_{PZL}	12	12	12	
Power Dissipation Capacitance	—	C_{PD}^*	38	41	45	55	pF

* C_{PD} is used to determine the dynamic power consumption per channel.

$P_D = V_{CC}^2 f_i (C_{PD} + C_L)$, where: f_i = input frequency. C_L = output load capacitance. V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay $A \rightarrow \bar{B}$ 640/643	t_{PLH}	2	—	90	—	—	—	115	—	—	—	135	—	—	ns
$B \rightarrow \bar{A}$	t_{PHL}	4.5	—	18	—	22	—	23	—	28	—	27	—	33	
		6	—	15	—	—	—	20	—	—	—	23	—	—	
$B \rightarrow A$ 643	t_{PLH}	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
	t_{PHL}	4.5	—	22	—	26	—	28	—	33	—	33	—	39	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Output High-Z: To High Level, 640	t_{PZH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
To Low Level	t_{PZL}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output High Level, Output Low Level to High Z 640	t_{PHZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t_{PLZ}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output High Z: To High Level 643	t_{PZH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
To Low Level	t_{PZL}	4.5	—	30	—	33	—	38	—	41	—	45	—	50	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output High Level, Output Low Level to High Z 643	t_{PHZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t_{PLZ}	4.5	—	30	—	30	—	38	—	38	—	45	—	45	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time	t_{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	t_{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C_{in}		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C_o		—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC640, CD54/74HCT640 CD54/74HC643, CD54/74HCT643






Fig. 2 - Three-state propagation delay test circuit.



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 3 - Transition times and propagation delay times.




TERMINAL ASSIGNMENT

CD54/74HC646, CD54/74HCT646 CD54/74HC648, CD54/74HCT648

Advance Information/
Preliminary Data

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Octal Bus Transceiver/Register, 3-State

Type Features:


- Independent Registers for A and B Buses
- CD54/74HC/HCT646 Non-Inverting
CD54/74HC/HCT648 Inverting
- 3-State Outputs
- Drives 15LSTTL loads
- Typical Propagation Delay = 12ns (A ↔ B)
@ $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{ C}$

The RCA-CD54/74HC646 and CD54/74HCT646 are octal bus transceivers/registers with 3-state non-inverting outputs. The RCA-CD54/74HC648 and CD54/74HCT648 are octal bus transceivers/registers with 3-state inverting outputs. These devices are bus transceivers with D-type flip-flops which act as internal storage registers. Data on the A bus or the B bus can be clocked into the registers on the LOW-to-HIGH transition of either CAB or CBA clock inputs. Output enable (OE) and direction (DIR) inputs control the transceiver functions. Data present at the high impedance output can be stored in either register or both but only one of the two buses can be enabled as outputs at any one time. The select controls (SAB and SBA) can multiplex stored and transparent (real time) data. The direction control determines which data bus will receive data when the output enable (OE) is LOW. In the high impedance mode (output enable HIGH), A data can be stored in one register and B data can be stored in the other register. The clocks are not gated with the direction (DIR) and output enable (OE) terminals; data at the A or B terminals can be clocked into the storage flip-flops at any time.

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ\text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_I \leq 1\text{ }\mu\text{ A @ }V_{OL}, V_{OH}$


The CD54HC646, 648 and CD54HCT646, 648 are supplied in 24-lead dual-in-line frit-seal ceramic packages (F suffix). The CD74HC646, 648 and CD74HCT646, 648 are supplied in 24-lead dual-in-line, narrow-body plastic packages (EN suffix), in 24-lead dual-in-line, wide-body plastic packages (E suffix), and in 24-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).



92CS-36847R1

TERMINAL ASSIGNMENT

**CD54/74HC646, CD54/74HCT646
CD54/74HC648, CD54/74HCT648**



92CL-38530RI

Fig. 1 — Logic Diagram.

CD54/74HC646, CD54/74HCT646 CD54/74HC648, CD54/74HCT648

FUNCTION TABLE

INPUTS						DATA I/O #		OPERATION OR FUNCTION	
\overline{OE}	DIR	CAB	CBA	SAB	SBA	A0 THRU A7	B0 THRU B7	646	648
X	X		X	X	X	Input	Not specified	Store A, B unspecified	Store A, B unspecified
X	X	X		X	X	Not specified	Input	Store B, A unspecified	Store B, A unspecified
H	X			X	X	Input	Input	Store A and B Data Isolation, hold storage	Store A and B Data Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus	Real-Time \overline{B} Data to A Bus
L	L	X	H or L	X	H			Stored B Data to A Bus	Stored \overline{B} Data to A Bus
L	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus	Real-Time \overline{A} Data to B Bus
L	H	H or L	X	H	X			Stored A Data to B Bus	Stored \overline{A} Data to B Bus

The data output functions may be enabled or disabled by various signals at the \overline{OE} and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
To prevent excess currents in the High-Z modes all I/O terminals should be terminated with 10K Ω resistors.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):		-0.5 to + 7 V
(Voltages referenced to ground)		
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} - 0.5$ V)		± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)		± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)		± 35 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})		± 70 mA
POWER DISSIPATION PER PACKAGE (P_o):		
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)		500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C	to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)		500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C	to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)		400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C	to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):		
PACKAGE TYPE E, M		-40 to $+85^\circ$ C
PACKAGE TYPE F, H		-55 to $+125^\circ$ C
STORAGE TEMPERATURE (T_{stg})		-65 to -150° C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.		-265° C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)		
with solder contacting lead tips only		-300° C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V_{IN}, V_{OUT}	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC646, CD54/74HCT646 CD54/74HC648, CD54/74HCT648

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC646/CD54HC646 CD74HC648/CD54HC648										CD74HCT646/CD54HCT646 CD74HCT648/CD54HCT648								UNITS				
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES					
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C					
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max			
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V		
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5											
			6	4.2	—	—	4.2	—	4.2	—													
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	—	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5											
			6	—	—	1.8	—	1.8	—	1.8	—												
High-Level Output Voltage V _{OZH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V	
or			4.5	4.4	—	—	4.4	—	4.4	—	or	5.5											
CMOS Loads V _{IH}			6	5.9	—	—	5.9	—	5.9	—	V _{IH}												
TTL Loads (Bus Driver)	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—			V	
		-6	4.5	3.98	—	—	3.84	—	3.7	—													
		-7.8	6	5.48	—	—	5.34	—	5.2	—													
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	V
or			4.5	—	—	0.1	—	0.1	—	0.1	—	5.5											
CMOS Loads V _{IH}			6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}											
TTL Loads (Bus Driver)	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	—	V
		6	4.5	—	—	0.26	—	0.33	—	0.4	or	5.5	—	—	0.26	—	0.33	—	0.4	—			
		7.8	6	—	—	0.26	—	0.33	—	0.4	V _{IH}												
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1 to 5.5	4.5 to 5.5	— to —	100 360	— to —	450 490	— to —	490	—	490	—	μA	
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5.0	—	±10	—	±10	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
OE	1.3
DIR	0.75
Clock A → B, B → A	0.6
Select A, Select B	0.45
Inputs A0-A7, B0-B7	0.3

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC646, CD54/74HCT646 CD54/74HC648, CD54/74HCT648

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL		UNITS	
		HC	HCT		
Propagation Delays Store A Data to B Bus (646)	t_{PLH} , t_{PHL}	15	18	18	ns
Store B Data to A Bus (646)	t_{PLH} , t_{PHL}	15	18	18	ns
Store \overline{A} Data to B Bus (648)	t_{PLH} , t_{PHL}	15	20	23	ns
Store \overline{B} Data to A Bus (648)	t_{PLH} , t_{PHL}	15	20	23	ns
A Data to B Bus (646)	t_{PLH} , t_{PHL}	15	12	15	ns
B Data to A Bus (646)	t_{PLH} , t_{PHL}	15	12	15	ns
\overline{A} Data to B Bus (648)	t_{PLH} , t_{PHL}	15	12	15	ns
\overline{B} Data to A Bus (648)	t_{PLH} , t_{PHL}	15	12	15	ns
Select to Data (646)	t_{PLH} , t_{PHL}	15	14	19	ns
Select to Data (648)	t_{PLH} , t_{PHL}	15	16	19	ns
3-State Disabling Time	t_{PLZ} , t_{PHZ}	15	14	14	ns
3-State Enabling Time	t_{PZL} , t_{PZH}	15	14	19	ns
Max Frequency	f_{max}	15	60	45	MHz
Power Dissipation Capacitance*	C_{PD}	—	52	52	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$P_D = V_{CC}^2 C_{PD} f_i + \sum V_{CC}^2 C_L f_o$ where:

C_L = output load capacitance

V_{CC} = supply voltage

f_i = input frequency

f_o = output frequency

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS	
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Maximum Frequency	f_{MAX}	2	6	—	—	5	—	—	—	4	—	—	—	MHZ	
		4.5	30	—	25	—	25	—	20	—	20	—	17		—
		6	35	—	—	29	—	—	—	23	—	—	—		
Set Up Time Data to Clock	t_{SU}	2	60	—	—	75	—	—	—	90	—	—	—	ns	
		4.5	12	—	12	—	15	—	15	—	18	—	18		—
		6	10	—	—	13	—	—	—	15	—	—	—		
Hold Time Data to Clock	t_H	2	35	—	—	45	—	—	—	55	—	—	—	ns	
		4.5	7	—	5	—	9	—	5	—	11	—	5		—
		6	6	—	—	8	—	—	—	9	—	—	—		
Clock Pulse Width	t_W	2	80	—	—	100	—	—	—	120	—	—	—	ns	
		4.5	16	—	25	—	20	—	31	—	24	—	38		—
		6	14	—	—	17	—	—	—	20	—	—	—		

CD54/74HC646, CD54/74HCT646 CD54/74HC648, CD54/74HCT648

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	V_{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS	
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, Store A data to B bus	t_{PLH}	2	—	220	—	—	—	275	—	—	—	330	—	—	ns
Store B data to B bus (646)	t_{PHL}	4.5	—	44	—	44	—	55	—	55	—	66	—	66	
Store \bar{A} data to B bus	t_{PLH}	2	—	240	—	—	—	300	—	—	—	360	—	—	
Store \bar{B} data to A Bus (648)	t_{PHL}	4.5	—	48	—	54	—	60	—	68	—	72	—	81	ns
	t_{PHL}	6	—	41	—	—	—	51	—	—	—	61	—	—	
A data to B bus	t_{PLH}	2	—	135	—	—	—	170	—	—	—	205	—	—	ns
B data to A Bus (646)	t_{PHL}	4.5	—	27	—	37	—	34	—	46	—	41	—	56	
	t_{PHL}	6	—	23	—	—	—	29	—	—	—	35	—	—	
\bar{A} data to B bus	t_{PLH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
\bar{B} data to A Bus (648)	t_{PHL}	4.5	—	30	—	37	—	38	—	46	—	45	—	56	
	t_{PHL}	6	—	26	—	—	—	33	—	—	—	38	—	—	
Select to Data (646)	t_{PLH}	2	—	170	—	—	—	215	—	—	—	255	—	—	ns
	t_{PHL}	4.5	—	34	—	46	—	43	—	58	—	51	—	69	
	t_{PHL}	6	—	29	—	—	—	37	—	—	—	43	—	—	
Select to Data (648)	t_{PLH}	2	—	190	—	—	—	240	—	—	—	285	—	—	ns
	t_{PHL}	4.5	—	38	—	46	—	48	—	58	—	57	—	69	
	t_{PHL}	6	—	32	—	—	—	39	—	—	—	48	—	—	
3-State Disabling Time Bus to Output or Register to Output	t_{PLZ}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PHZ}	4.5	—	35	—	35	—	44	—	44	—	53	—	53	
3-State Enabling Time Bus to Output or Register to Output	t_{PZL}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PZH}	4.5	—	35	—	45	—	44	—	56	—	53	—	68	
	t_{PZH}	6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Transition Time	t_{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	t_{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
	t_{THL}	6	—	10	—	—	—	13	—	—	—	15	—	—	
3-State Output Capacitance	C_o	—	—	—	—	—	—	—	—	—	—	—	—	—	pF
		—	—	20	—	20	—	20	—	20	—	20	—	20	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF





Fig. 2 — Data setup and hold times.


CD54/74HC646, CD54/74HCT646 CD54/74HC648, CD54/74HCT648



	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 3 — Transition times and propagation delay times.

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

The RCA-CD54/74HC670 and CD54/74HCT670 are 16-bit register files organized as 4 words x 4 bits each. Read and write address and enable inputs allow simultaneous writing into one location while reading another. Four data inputs are provided to store the 4-bit word. The write address inputs (WA0 and WA1) determine the location of the stored word in the register. When write enable (\overline{WE}) is low the word is entered into the address location and it remains transparent to the data. The outputs will reflect the true form of the input data. When (\overline{WE}) is high data and address inputs are inhibited. Data acquisition from the four registers is made possible by the read address inputs (RA1 and RA0). The addressed word appears at the output when the read enable (\overline{RE}) is low. The output is in the high impedance state when the (\overline{RE}) is high. Outputs can be tied together to increase the word capacity to 512 x 4 bits.

The RCA CD54HC/HCT670 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT670 are supplied in a 16-lead dual-in-line plastic package (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).


4 x 4 Register File

Type Features:

- Simultaneous and Independent Read and Write Operations
- Expandable to 512 Words of n -Bits
- 3-State Outputs
- Organized as 4 Words x 4 Bits Wide
- Typical read time: 16 ns for HC670 at $V_{CC} = 5$ V, $C_L = 15$ pF, $T_A = 25^\circ$ C
- Buffered inputs

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ$ C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5$ V
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8$ V Max., $V_{IH} = 2$ V Min.
CMOS Input Compatibility
 $I_1 \leq 1 \mu$ A @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC670 CD54/74HCT670




Fig. 1 — Logic Diagram.

CD54/74HC670 CD54/74HCT670

WRITE MODE SELECT TABLE

OPERATING MODE	INPUTS		INTERNAL LATCHES ^(a)
	\overline{WE}	D_N	
Write Data	L	L	L
	L	H	H
Data Latched	H	X	no change

NOTE:

a. The Write Address (WA0 and WA1) to the "internal latches" must be stable while \overline{WE} is LOW for conventional operation.

READ MODE SELECT TABLE

OPERATING MODE	INPUTS		OUTPUT Q_N
	\overline{RE}	INTERNAL LATCHES ^(b)	
Read	L	L	L
	L	H	H
Disabled	H	X	(Z)

NOTE:

b. The selection of the "internal latches" by Read Address (RA0 and RA1) are not constrained by \overline{WE} or \overline{RE} operation

H = HIGH voltage level
L = LOW voltage level
X = Don't care
Z = HIGH impedance "off" state.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):		
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	±20mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	±35 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	±70 mA
POWER DISSIPATION PER PACKAGE (P_D):		
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):		
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC670 CD54/74HCT670

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC670/CD54HC670										CD74HCT670/CD54HCT670										UNITS
	TEST CONDITIONS			74HC/54HC SERIES			74HC SERIES		54HC SERIES		TEST CONDITIONS		74HCT/54HCT SERIES			74HCT SERIES		54HCT SERIES			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V	
			4.5	3.15	—	—	3.15	—	3.15	—		to	2	—	—	2	—	2	—		
			6	4.2	—	—	4.2	—	4.2	—		5.5									
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5									
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	V	
or	V _{IH}		4.5	4.4	—	—	4.4	—	4.4	—	or										
CMOS Loads	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}										
TTL Loads Bus Driver	V _{IL}									V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	V		
or	V _{IH}	-6	4.5	3.98	—	—	3.84	—	3.7	—											
	V _{IH}	-7.8	6	5.48	—	—	5.34	—	5.2	—											
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	V	
or	V _{IH}		4.5	—	—	0.1	—	0.1	—	0.1	—										
CMOS Loads	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—										
TTL Loads Bus Driver	V _{IL}									V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	V		
or	V _{IH}	6	4.5	—	—	0.26	—	0.33	—	0.4											
	V _{IH}	7.8	6	—	—	0.26	—	0.33	—	0.4											
Input Leakage Current I _I	V _{CC}		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current I _{CC}	V _{CC}	0	6	—	—	8	—	80	—	160	V _{CC}	5.5	—	—	8	—	80	—	160	μA	
or	Gnd										Gnd										
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5	to	—	100	360	—	450	—	490	μA
												5.5									
3-State leakage current	V _{IL}	V _O = V _{CC}	6	—	—	±0.5	—	±5	—	±10	V _{IL}	5.5	—	—	±0.5	—	±5	—	±10	μA	
or	V _{IH}	Gnd									V _{IH}										

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

CD54/74HC670
CD54/74HCT670

HCT Input Loading Table

Input	Unit Loads*
WE	0.3
WAO	0.2
WA1	0.4
RE	1.5
DATA	0.15
RAO	0.4
RA1	0.7

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r = 6 ns)

CHARACTERISTIC	C _L (pF)	SYMBOL	TYPICAL		UNITS
			HC	HCT	
Propagation Delay Reading any word	15	t _{PLH} t _{PHL}	16	17	ns
Write Enable to Output	15	t _{PLH} t _{PHL}	21	21	ns
Data to Output	15	t _{PLH} t _{PHL}	21	21	ns
Output Disable Time	15	t _{PLZ} t _{PHZ}	12	14	ns
Output Enable Time	15	t _{PZL} t _{PZH}	12	16	ns
Power Dissipation Capacitance*	—	C _{PD}	59	66	pF

*C_{PD} is used to determine the dynamic power consumption, per output.
 $PD = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$ where f_i = input frequency,
 f_o = output frequency,
 C_L = output load capacitance
 V_{CC} = supply voltage

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Set-up time Data to \overline{WE}	t _{su}	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
		4.5	12	—	12	—	15	—	15	—	18	—	18	—	
		6	10	—	—	—	13	—	—	—	15	—	—	—	
Hold time Data to \overline{WE}	t _h	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
		4.5	5	—	5	—	5	—	5	—	5	—	5	—	
		6	5	—	—	—	5	—	—	—	5	—	—	—	
Set-up time Write to \overline{WE}	t _{su}	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
		4.5	12	—	18	—	15	—	23	—	18	—	27	—	
		6	10	—	—	—	13	—	—	—	15	—	—	—	
Hold time Write to \overline{WE}	t _h	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
		4.5	5	—	5	—	5	—	5	—	5	—	5	—	
		6	5	—	—	—	5	—	—	—	5	—	—	—	
\overline{WE} Pulsewidth	t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Latch time WE to RA0, RA1	t _{LATCH}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	25	—	25	—	31	—	30	—	38	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	

CD54/74HC670 CD54/74HCT670

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r = 6$ ns,)

CHARACTERISTIC	SYMBOL	V_{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Reading any word	t_{PLH}	2	—	195	—	—	—	245	—	—	—	295	—	—	ns
	t_{PHL}	4.5	—	39	—	40	—	49	—	50	—	59	—	60	
		6	—	33	—	—	—	42	—	—	—	50	—	—	
Write Enable to Output	t_{PLH}	2	—	250	—	—	—	315	—	—	—	375	—	—	ns
	t_{PHL}	4.5	—	50	—	50	—	63	—	63	—	75	—	75	
		6	—	43	—	—	—	54	—	—	—	64	—	—	
Data to Output	t_{PLH}	2	—	256	—	—	—	315	—	—	—	375	—	—	ns
	t_{PHL}	4.5	—	50	—	50	—	63	—	63	—	75	—	75	
		6	—	43	—	—	—	54	—	—	—	64	—	—	
Output Disable Time	t_{PLZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t_{PHZ}	4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Enable Time	t_{PZL}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t_{PZH}	4.5	—	30	—	38	—	38	—	48	—	45	—	57	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	10	—	—	—	19	—	—	
3-State Output Capacitance	C_O		—	20	—	20	—	20	—	20	—	20	—	20	pF
Input Capacitance	C_I		—	10	—	10	—	10	—	10	—	10	—	10	pF




Fig. 2 — Propagation Delay, Write Enable and Data to Output




Fig. 3 — Propagation delay, Read Address to Output




Fig. 4 — Setup and Hold Times, Write Address and Data to Write Enable





Fig. 5 — 3-State Enable and Disable Times

CD54/74HC670
CD54/74HCT670




	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 6 — Setup and Hold times, Read Address to Read Enable

CD54/74HC688 CD54/74HCT688

High-Speed CMOS Logic



8-Bit Magnitude Comparator


- Type Features:**
- Cascadable

The RCA-CD54/74HC688 and CD54/74HCT688 are 8-bit magnitude comparators designed for use in computer and logic applications that require the comparison of two 8-bit binary words. When the compared words are equal the output (Y) is low and can be used as the enabling input for the next device in a cascaded application.

The CD54HC688 and CD54HCT688 are supplied in 20-lead ceramic dual-in-line packages (F suffix). The CD74HC688 and CD74HCT688 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to +85° C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ;
@ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL} = 0.8\text{ V max.}$, $V_{IH} = 2\text{ V min.}$
CMOS input compatibility
 $I_i \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}



TRUTH TABLE

Inputs		Outputs	
A, B	E	Y	Y
A = B	L	L	L
A ≠ B	L	L	H
X	H	H	H

X = Don't care
L = Low level
H = High level

Fig. 1 - Logic diagram.

CD54/74HC688 CD54/74HCT688

MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE, (V _{CC}):	
(Voltages referenced to ground)-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _I < -0.5 V OR V _I > V _{CC} +0.5 V) ±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _O < -0.5 V OR V _O > V _{CC} +0.5 V) ±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _O < V _{CC} +0.5 V) ±25 mA
DC V _{CC} OR GROUND CURRENT, (I _{CC}) ±50 mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60° C (PACKAGE TYPE E) 500 mW
For T _A = +60 to +85° C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100° C (PACKAGE TYPE F, H) 500 mW
For T _A = +100 to +125° C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70° C (PACKAGE TYPE M) 400 mW
For T _A = +70 to +125° C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H -55 to +125° C
PACKAGE TYPE E, M -40 to +85° C
STORAGE TEMPERATURE (T _{stg}) -65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only +300° C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V _I , V _O	0	V _{CC}	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t _r , t _f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.



TERMINAL ASSIGNMENT

CD54/74HC688 CD54/74HCT688

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC688/CD54HC688										CD74HCT688/CD54HCT688								UNITS			
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max				
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—		V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
Enable	0.7
Data Inputs	0.35

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @25°C.

CD54/74HC688 CD54/74HCT688


SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{ C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	C_L pF	TYPICAL VALUES		UNITS
			HC	HCT	
Propagation Delay A and B Data to Output	t_{PLH} t_{PHL}	15	14	14	ns
Propagation Delay Enable to Output	t_{PLH} t_{PHL}	15	9	9	
Power Dissipation Capacitance*	C_{PD}	—	22	22	pF

* C_{PD} is used to determine the power consumption, per device.
 $PD = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay An to Output	t_{PLH}	2	—	170	—	—	—	210	—	—	—	255	—	—	ns
	t_{PHL}	4.5	—	34	—	34	—	42	—	42	—	51	—	51	
		6	—	29	—	—	—	36	—	—	—	43	—	—	
Bn to Output	t_{PLH}	2	—	170	—	—	—	210	—	—	—	255	—	—	ns
	t_{PHL}	4.5	—	34	—	34	—	42	—	42	—	51	—	51	
		6	—	29	—	—	—	36	—	—	—	43	—	—	
\bar{E} to Output	t_{PLH}	2	—	120	—	—	—	150	—	—	—	180	—	—	ns
	t_{PHL}	4.5	—	24	—	24	—	30	—	30	—	36	—	36	
		6	—	20	—	—	—	26	—	—	—	30	—	—	
Output Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF



92CS-38416


	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 2 - Propagation delay and transition times.

CD54/74HC4002 CD54/74HCT4002

High-Speed CMOS Logic

Dual 4-Input NOR Gate



FUNCTIONAL DIAGRAM

Type Features:

- Typical CD54/74HC4002 Propagation Delay = 8ns
@ $V_{CC} = 5V$, $C_L = 15pF$, $T_A = 25^\circ C$

The RCA-CD54/74HC4002 and CD54/74HCT4002 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The CD54/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC/HCT4002 are supplied in 14-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT4002 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard Outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide Operating temperature range:
CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High noise immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} .
@ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL input logic compatibility
 $V_{IL} = 0.8 V$ max., $V_{IH} = 2 V$ Min.
CMOS input compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}




Fig. 1 - LOGIC DIAGRAM (One Gate) for HC4002.




Fig. 2 - LOGIC DIAGRAM for HCT4002.

TRUTH TABLE

INPUTS				OUTPUT
nA	nB	nC	nD	nY
L	L	L	L	H
H	X	X	X	L
X	H	X	X	L
X	X	H	X	L
X	X	X	H	L

H = High Level
L = Low Level
X = Don't Care.

CD54/74HC4002 CD54/74HCT4002

MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE, (V_{CC}):		
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):		
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):		
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{sig})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)		
with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	
at 4.5 V	0	500	ns
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.



92CS-39798

TERMINAL ASSIGNMENT

CD54/74HC4002 CD54/74HCT4002

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4002/CD54HC4002										CD74HCT4002/CD54HCT4002										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to										
			6	4.2	—	—	4.2	—	4.2	—	—	5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5									V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to			0.8	—	0.8	—	0.8	—		
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—		V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	V	
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Grid	5.5	—	—	±0.1	—	±1	—	±1	—	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	V _{CC} or Gnd	5.5	—	—	2	—	20	—	40	—	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{IL} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS*
All	0.45

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @25° C.

CD54/74HC4002 CD54/74HCT4002

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6\text{ ns}$)


CHARACTERISTIC	CL (pF)	TYPICAL		UNITS
		HC	HCT	
Propagation Delay Time: nA, nB, nC, nD to nY (Fig. 3)	t_{PLH}	8	9	ns
	t_{PHL}	8	12	
Power Dissipation Capacitance*	C_{PD}	—	22	pF

* C_{PD} is used to determine the dynamic power consumption, per gate.

$P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where: f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS	
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, nA, nB, nC, nD to nY (Fig. 3)	t_{PLH}	2	—	100	—	—	125	—	—	—	150	—	—	ns	
		4.5	—	20	—	22	—	25	—	28	—	30	—		33
		6	—	17	—	—	—	21	—	—	—	26	—		—
	t_{PHL}	2	—	100	—	—	125	—	—	—	150	—	—		
		4.5	—	20	—	29	—	25	—	36	—	30	—		44
		6	—	17	—	—	—	21	—	—	26	—	—		
Transition Time (Fig. 3)	t_{TLH}	2	—	75	—	—	95	—	—	—	110	—	—		
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i	—	10	—	10	—	10	—	10	—	10	—	10	pF	




	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 3 - Transition times and propagation delay times.

CD54/74HC4015 CD54/74HCT4015

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Dual 4-Stage Static Shift Register

Type Features:

- Maximum frequency, typically 60 MHz
 $C_L = 15 \text{ pF}$, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ \text{ C}$
- Positive-edge clocking
- Overriding reset
- Buffered inputs and outputs


The RCA-CD54/74HC4015 and CD54/74HCT4015 consist of two identical, independent, 4-stage serial-input/parallel-output registers. Each register has independent CLOCK (CP) and RESET (MR) inputs as well as a single serial DATA input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the DATA input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the reset line.

The device can drive up to 10 low power Schottky equivalent loads. The CD54/74HCT4015 is an enhanced version of equivalent CMOS types.

The CD54HC4015 and CD54HCT4015 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4015 and CD74HCT4015 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to $+85^\circ \text{ C}$
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity: $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ;
@ $V_{CC}=5 \text{ V}$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL}=0.8 \text{ V max.}$, $V_{IH}=2 \text{ V min.}$
CMOS input compatibility
 $I_i \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC4015 CD54/74HCT4015




Fig. 1 - Logic diagram for one-half CD54/74HC/HCT4015.




Fig. 2 - Flip-flop detail.

LOGIC TABLE

INPUTS			OUTPUTS			
CP	D	R	Q ₀	Q ₁	Q ₂	Q ₃
↗	l	L	L	q' ₀	q' ₁	q' ₂
↗	h	L	H	q' ₀	q' ₁	q' ₂
↘	X	L	q' ₀	q' ₁	q' ₂	q' ₃
X	X	H	L	L	L	L

H = HIGH voltage level.

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level.

l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.

q'_n = Lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition.

X = Don't Care.

↗ = LOW-to-HIGH clock transition.

↘ = HIGH-to-LOW clock transition.

CD54/74HC4015

CD54/74HCT4015

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT, (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V_i , V_o	0	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	$^\circ\text{C}$
CD54 Types	-55	+125	
Input Rise and Fall Times, t_r , t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC4015
CD54/74HCT4015

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC4015/CD54HC4015										CD74HCT4015/CD54HCT4015								UNITS	
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE		
	V _i V	I _o mA	V _{cc} V	+25°C			-40/ +85°C		-55/ +125°C		V _i V	V _{cc} V	+25°C			-40/ +85°C		-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—	
			6	4.2	—	—	4.2	—	4.2	—	—	5.5								
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—
			6	—	—	1.8	—	1.8	—	1.8	—	5.5								
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—										
			6	5.9	—	—	5.9	—	5.9	—										
TTL Loads	V _{IL} or V _{IH}		-4	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1										
			6	—	—	0.1	—	0.1	—	0.1										
TTL Loads	V _{IL} or V _{IH}		4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4
Input Leakage Current I _i	V _{cc} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{cc} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I _{cc}	V _{cc} or Gnd	0	6	—	—	8	—	80	—	160	V _{cc} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{cc} *											V _{cc} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
DATA	0.15
CP	0.45
MR	0.15

*Unit load is ΔI_{cc} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4015

CD54/74HCT4015

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	C_L pF	Typical		Units
			HC	HCT	
Propagation Delay CP to Qn	t_{PHL} t_{PLH}	15	14	14	ns
MR to Qn	t_{PHL}	15	25	25	
Maximum Clock Frequency	f_{MAX}	15	60	60	MHz
Power Dissipation Capacitance*	C_{PD}^*	—	43	43	pF

* C_{PD} is used to determine the dynamic power consumption, per shift register.

$P_D = C_{PD} V_{CC}^2 f_i + \Sigma C_L V_{CC}^2 f_o$ where: f_i =input frequency, f_o =output frequency

C_L =load capacitance

V_{CC} =supply voltage

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency (See Fig. 3)	f_{MAX}	2 4.5 6	6 30 35	— — —	— 30 —	— — —	5 24 28	— — —	— 24 —	— — —	4 20 24	— — —	— 20 —	MHz	
Clock Pulse Width (See Fig. 3)	t_w	2 4.5 6	80 16 14	— — —	— 16 —	— — —	100 20 17	— — —	— 20 —	— — —	120 24 20	— — —	— 24 —		
MR Pulse Width (See Fig. 4)	t_w	2 4.5 6	150 30 26	— — —	— 30 —	— — —	190 38 33	— — —	— 38 —	— — —	225 45 38	— — —	— 45 —	ns	
MR Recovery Time (See Fig. 4)	t_{REC}	2 4.5 6	50 10 9	— — —	— 15 —	— — —	65 13 11	— — —	— 19 —	— — —	75 15 13	— — —	— 22 —		
Setup Time Data-In to CP (See Figs. 5 & 6)	t_{SUL} t_{SUH}	2 4.5 6	60 12 10	— — —	— 16 —	— — —	75 15 13	— — —	— 20 —	— — —	90 18 15	— — —	— 24 —		
Hold Time: Data-In to CP (See Figs. 5 & 6)	t_H	2 4.5 6	0 0 —	— — —	0 0 —	— — —	0 0 —	— — —	— — —	— — —	0 0 —	— — —	— — —		

SWITCHING CHARACTERISTICS ($C_L=50\text{ pF}$, Input $t_r, t_f=6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Clock to Qn	t_{PLH} t_{PHL}	2	—	175	—	—	—	220	—	—	—	270	—	—	ns
MR to Qn (Clock High)		4.5	—	35	—	35	—	44	—	44	—	54	—	54	
		6	—	30	—	—	—	37	—	—	—	46	—	—	
		2	—	275	—	—	—	345	—	—	—	415	—	—	
MR to Qn (Clock Low)		4.5	—	55	—	60	—	64	—	75	—	83	—	90	
		6	—	47	—	—	—	54	—	—	—	71	—	—	
	2	—	325	—	—	—	400	—	—	—	490	—	—		
Output Transition Time	t_{TLH} t_{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	
	4.5	—	15	—	15	—	19	—	19	—	22	—	22		
	6	—	13	—	—	—	16	—	—	—	19	—	—		
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	pF	

CD54/74HC4015 CD54/74HCT4015




Fig. 3 - Clock-to-output delays and clock pulse width.




Fig. 4 - Master Reset pulse width, Master Reset to output delay and clock recovery times.




Fig. 5 - Data set-up and hold times.





Fig. 6 - Data set-up and hold times.

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

CD54/74HC4017 CD54/74HCT4017

High-Speed CMOS Logic



Decade Counter/Divider with 10 Decoded Outputs

Type Features:

- Fully static operation
- Buffered inputs
- Common reset
- Positive edge clocking
- Typical $f_{MAX} = 50 \text{ MHz}$ @ $V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ \text{ C}$

FUNCTIONAL DIAGRAM
CD54/74HC4017, CD54/74HCT4017

The RCA-CD54/74HC4017 and CD54/74HCT4017 are high speed silicon gate CMOS 5-stage Johnson counters with 10 decoded outputs. Each of the decoded outputs is normally low and sequentially goes high on the low to high transition of the CLOCK (CP) input. Each output stays high for one clock period of the 10 clock period cycle. The CARRY (TC) output transitions low to high after OUTPUT 10 goes low, and can be used in conjunction with the CLOCK ENABLE (CE) to cascade several stages. The CLOCK ENABLE input disables counting when in the high state. A RESET (MR) input is also provided which when taken high sets all the decoded outputs, except "0", low.

The device can drive up to 10 low power Schottky equivalent loads. The CD54/74HCT4017 is an enhanced version of equivalent CMOS types.

The CD54HC4017 and CD54HCT4017 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4017 and CD74HCT4017 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).


Family Features:

- Fanout (Over Temperature Range):
Standard Outputs — 10 LSTTL Loads
Bus Driver Outputs — 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ \text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} @ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}

TRUTH TABLE

CP	CE	MR	Output State*
L	X	L	No Change
X	H	L	No Change
X	X	H	"0"=H, "1"- "9"=L
\nearrow	L	L	Increments Counter
\searrow	X	L	No Change
X	\nearrow	L	No Change
H	\searrow	L	Increments Counter

H = High Level
L = Low Level
 \nearrow = High-to-Low Transition
 \searrow = Low-to-High Transition
X = Don't Care
*If $n < 5$ TC=H, Otherwise=L



TERMINAL ASSIGNMENT

CD54/74HC4017 CD54/74HCT4017

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{CC}):

(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_I < -0.5$ V OR $V_I > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_O < -0.5$ V OR $V_O > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_O) (FOR -0.5 V $< V_O < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT, (I_{CC})	± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{STG})

-65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$




Fig. 1 — Logic diagram for the CD54/74HC/HCT 4017

CD54/74HC4017

CD54/74HCT4017

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4017/CD54HC4017										CD74HCT4017/CD54HCT4017										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	3.7	V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
CP	0.15
CE	0.25
MR	0.3

*Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4017 CD54/74HCT4017

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range) V_{CC} .* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	°C °C
Input Rise and Fall Times, t_r, t_f at 2V at 4.5 V at 6V	0 0 0	1000 500 400	ns ns ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5 V, T_A = 25^\circ C, \text{Input } t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC	SYMBOL	C_L (pF)	Typical Values		UNITS
			HC	HCT	
Propagation Delay CP to Out	t_{PLH} t_{PHL}	15	19	19	ns
CP to TC	t_{PLH} t_{PHL}	15	19	19	ns
\overline{CE} to Out	t_{PLH} t_{PHL}	15	21	21	ns
\overline{CE} to TC	t_{PLH} t_{PHL}	15	21	21	ns
MR to Out	t_{PLH} t_{PHL}	15	19	19	ns
MR to TC	t_{PLH} t_{PHL}	15	19	19	ns
Max. CP Frequency	f_{MAX}	15	60	50	MHz
Power Dissipation Capacitance*	C_{PD}	—	39	39	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o \text{ where } f_i = \text{input frequency.}$$

f_o = output frequency.

C_L = output load capacitance.

V_{CC} = supply voltage.

CD54/74HC4017 CD54/74HCT4017



PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CP Pulse Width	t_w	2	80	—	—	—	100	—	—	—	120	—	—	ns
		4.5	16	—	16	—	20	—	20	—	24	—	24	
		6	14	—	—	—	17	—	—	—	20	—	—	
MR Pulse Width	t_w	2	80	—	—	—	100	—	—	—	120	—	—	ns
		4.5	16	—	16	—	20	—	20	—	24	—	24	
		6	14	—	—	—	17	—	—	—	20	—	—	
Max. Clock Freq. f_{CL} (max.)		2	6	—	—	—	5	—	—	—	4	—	—	MHz
		4.5	30	—	25	—	24	—	20	—	20	—	17	
		6	35	—	—	—	30	—	—	—	23	—	—	
\overline{CE} to CP Setup Time	t_{SU}	2	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	15	—	15	—	19	—	19	—	22	—	22	
		6	13	—	—	—	16	—	—	—	19	—	—	
\overline{CE} to CP Hold Time	t_H	2	0	—	—	—	0	—	—	—	0	—	—	ns
		4.5	0	—	0	—	0	—	0	—	0	—	0	
		6	0	—	—	—	0	—	—	—	0	—	—	
MR Removal Time	t_{REM}	2	5	—	—	—	5	—	—	—	5	—	—	ns
		4.5	5	—	5	—	5	—	5	—	5	—	5	
		6	5	—	—	—	5	—	—	—	5	—	—	

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay CP to any Dec. Out	t_{PLH} t_{PHL}	2	—	230	—	—	—	290	—	—	—	345	—	—	ns
		4.5	—	46	—	46	—	58	—	58	—	69	—	69	
		6	—	39	—	—	—	49	—	—	—	59	—	—	
CP to TC	t_{PLH} t_{PHL}	2	—	230	—	—	—	290	—	—	—	345	—	—	ns
		4.5	—	46	—	46	—	58	—	58	—	69	—	69	
		6	—	39	—	—	—	49	—	—	—	59	—	—	
\overline{CE} to any Dec. Out	t_{PLH} t_{PHL}	2	—	250	—	—	—	315	—	—	—	375	—	—	ns
		4.5	—	50	—	50	—	63	—	63	—	75	—	75	
		6	—	43	—	—	—	54	—	—	—	64	—	—	
\overline{CE} to TC	t_{PLH} t_{PHL}	2	—	250	—	—	—	315	—	—	—	375	—	—	ns
		4.5	—	50	—	50	—	63	—	63	—	75	—	75	
		6	—	43	—	—	—	54	—	—	—	64	—	—	
MR to any Dec. Out	t_{PLH} t_{PHL}	2	—	230	—	—	—	290	—	—	—	345	—	—	ns
		4.5	—	46	—	46	—	58	—	58	—	69	—	69	
		6	—	39	—	—	—	49	—	—	—	59	—	—	
MR to TC	t_{PLH} t_{PHL}	2	—	230	—	—	—	290	—	—	—	345	—	—	ns
		4.5	—	46	—	46	—	58	—	58	—	69	—	69	
		6	—	39	—	—	—	49	—	—	—	59	—	—	
Transition Time TC, Dec. Out	t_{THL} t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_{IN}		—	10	—	10	—	10	—	10	—	10	—	pF	



CD54/74HC4017 CD54/74HCT4017



92CL-38462RI

	CD54/74HC	CD54/74HCT
Input Level	V_{CC}	3 V
V_S	$0.5 V_{CC}$	1.3 V

Transition times and propagation delay times.




92CM-38463

Timing diagram for the CD54/74HC/HCT4017

CD54/74HC4020 CD54/74HCT4020

High-Speed CMOS Logic

14-Stage Binary Counter



FUNCTIONAL DIAGRAM

Type Features:

- Fully static operation
- Buffered inputs
- Common reset
- Negative edge pulsing
- Typical $f_{MAX} = 50 \text{ MHz}$ @ $V_{CC} = 5 \text{ V}$, $C_L = 15$, $T_A = 25^\circ \text{ C}$

The RCA-CD54/74HC4020 and CD54/74HCT4020 are 14-stage ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of the stage advances one count on the negative transition of each input pulse; a high voltage level on the MR line resets all counters to their zero state. All inputs and outputs are buffered.

The CD54HC4020 and CD54HCT4020 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4020 and CD74HCT4020 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic package (M suffix). Both types are also available in chip form (H suffix).

TRUTH TABLE

ϕ	MR	Output State
	L	No Change
	L	Advance to next state
X	H	All Outputs are low

H = high level (steady state)
L = low level (steady state)
X = don't care

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ \text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sigmetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ;
@ $V_{CC}=5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL}=0.8 \text{ V Max.}$, $V_{IH}=2 \text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}




Fig. 1 - Logic block diagram.

CD54/74HC4020 CD54/74HCT4020

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{cc}):	
(Voltages referenced to ground) -0.5 to + 7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{cc} + 0.5V) ±20mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{cc} + 0.5V) ±20mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{cc} + 0.5V) ±25mA
DC V _{cc} OR GROUND CURRENT (I _{cc}) ±50mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60°C (PACKAGE TYPE E) 500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H) 500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M) 400 mW
For T _A = +70 to 125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H -55 to +125°C
PACKAGE TYPE E, M -40 to +85°C
STORAGE TEMPERATURE (T _{stg}) -65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only +300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _{in} , V _{out}	0	V _{cc}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.




Fig. 2 - Detail for flip-flops 1, 2, 3, 5, 6, 8, 10, 11, 13 & 14.




Fig. 3 - Detail for flip-flops 4, 7, 9 & 12.

CD54/74HC4020

CD54/74HCT4020

STATIC ELECTRICAL CHARACTERISTICS


CHARACTERISTIC	CD74HC4020/CD54HC4020										CD74HCT4020/CD54HCT4020										UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES				54HCT TYPES		
	V_i V	I_o mA	V_{CC} V	+25°C			-40/ +85°C			-55/ +125°C			V_i V	V_{CC} V	+25°C			-40/ +85°C				-55/ +125°C		
			Min	Typ	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Typ	Max	Min	Max	Min	Max	Min	Max		
High-Level Input Voltage V_{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5										V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	to											
			6	4.2	—	—	4.2	—	4.2	—	—	—	5.5											
Low-Level Input Voltage V_{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5										V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	to			0.8	—	0.8	—	0.8	—	0.8		
			6	—	—	1.8	—	1.8	—	1.8	—	—	5.5											
High-Level Output Voltage V_{OH}	V_{IL} or V_{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	V_{IL} or V_{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—	—	or	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—		
TTL Loads	V_{IL} or V_{IH}	-4 -5.2	6	5.9	—	—	5.9	—	5.9	—	—	V_{IL} or V_{IH}	4.5	3.98	—	—	3.98	—	3.98	—	3.98	—	V	
Low-Level Output Voltage V_{OL}	V_{IL} or V_{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V_{IL} or V_{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V	
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1		
TTL Loads	V_{IL} or V_{IH}	4 5.2	6	—	—	0.26	—	0.33	—	0.4	—	V_{IL} or V_{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V	
Input Leakage Current I_i	V_{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V_{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA	
Quiescent Device Current I_{CC}	V_{CC} or Gnd	0	6	—	—	8	—	80	—	160	—	V_{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI_{CC}^*												$V_{CC}-2.1$	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA	

*For dual-supply systems theoretical worst case ($V_i = 2.4$ V, $V_{CC} = 5.5$ V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
\overline{MR}	0.65
\emptyset	0.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.



92CS3685/1R1

TERMINAL ASSIGNMENT

CD54/74HC4020 CD54/74HCT4020

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	C _L pF	Typical		Units
			HC	HCT	
Propagation Delay φ to Q1' Output	t _{PLH} t _{PHL}	15	11	17	ns
Propagation Delay Q _n to Q _{n+1}	t _{PLH} t _{PHL}	15	6	6	ns
Propagation Delay MR to Q _n	t _{PHL}	15	14	17	MHz
Power Dissipation Capacitance*	C _{PD}	—	30	30	pF

*C_{PD} is used to determine the power consumption, per package.

PD = C_{PD} V_{CC}² fi + Σ (C_L V_{CC}² fi/M) where:

M = 2¹, 2², 2³ ... 2¹⁴

C_L = output load capacitance

fi = input frequency

Pre-requisite for Switching Function


CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Input Pulse Frequency	f _{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
		4.5	30	—	25	—	25	—	20	—	20	—	16	—	
		6	35	—	—	—	29	—	—	—	24	—	—	—	
Input Pulse Width (Figure 4)	t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Reset Removal Time (Figure 5)	t _{REM}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
Reset Pulse Width (Figure 5)	t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay φ to Q1' Output (Figure 4)	t _{PLH} t _{PHL}	2	—	140	—	—	—	175	—	—	—	210	—	—	ns
		4.5	—	28	—	40	—	35	—	50	—	42	—	60	
		6	—	24	—	—	—	30	—	—	—	36	—	—	
Propagation Delay Q _n to Q _{n+1} (Figure 4)	t _{PLH} t _{PHL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Propagation Delay MR to Q _n (Figure 5)	t _{PHL}	2	—	170	—	—	—	215	—	—	—	255	—	—	ns
		4.5	—	34	—	40	—	43	—	50	—	51	—	60	
		6	—	29	—	—	—	37	—	—	—	43	—	—	
Output Transition Time (Figure 4)	t _{TLH} t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _I		—	10	—	10	—	10	—	10	—	10	—	pF	


CD54/74HC4020

CD54/74HCT4020



	54/74 HC	54/74 HCT
INPUT LEVEL	V_{CC}	3V
V_S	50%	1.3V


Fig. 4 - Input pulse pre-requisite times, propagation delays and output transition times.



	54/74 HC	54/74 HCT
INPUT LEVEL	V_{CC}	3V
V_S	50%	1.3V

Fig. 5 - Master Reset pre-requisite and propagation delays.

High-Speed CMOS Logic



92CS-38450R1
CD54/74HC4024, HCT4024
FUNCTIONAL DIAGRAM

7-Stage Binary Ripple Counter

Type Features:


- Fully static operation:
- Buffered inputs:
- Common reset
- Typical $f_{MAX} = 50 \text{ MHz} @ V_{CC} = 5 \text{ V}, C_L = 15 \text{ pF}, T_A = 25^\circ \text{ C}$

The RCA-CD54/74HC4024 and CD54/75HCT4024 are 7-stage ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of the stage advances one count on the negative transition of each input pulse; a high voltage level on the MR line resets all counters to their zero state. All inputs and outputs are buffered.

The CD54HC4024 and CD54HCT4024 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4024 and CD74HCT4024 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to $+85^\circ \text{ C}$
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity: $N_{IL} = 30\%, N_{IH} = 30\%$ of V_{CC}
 $@ V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL} = 0.8 \text{ V max.}, V_{IH} = 2 \text{ V min.}$
CMOS input compatibility
 $I_i \leq 1 \mu\text{A} @ V_{OL}, V_{OH}$



TRUTH TABLE

ϕ	MR	OUTPUT STATE
	L	No Change
	L	Advance to Next State
X	H	All Outputs are Low

H = high level (steady state)
L = low level (steady state)
X = don't care

Fig. 1 - Logic diagram for the CD54/74HC/HCT4024.

CD54/74HC4024

CD54/74HCT4024

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{CC} + 0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{CC} + 0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _o < V _{CC} + 0.5 V)	±25 mA
DC V _{CC} OR GROUND CURRENT, (I _{CC})	±50 mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C
STORAGE TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, V _i , V _o	0	V _{CC}	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t _r , t _f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.




Fig. 2 - Flip-flop No. 1 detail.




Fig. 3 - Detail for flip-flops 2 through 7.

CD54/74HC4024 CD54/74HCT4024

STATIC ELECTRICAL CHARACTERISTICS


CHARACTERISTICS	CD74HC4024/CD54HC4024										CD74HCT4024/CD54HCT4024								UNITS		
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	—	—	—	—	—	—	—		
			6	4.2	—	—	4.2	—	4.2	—	—	5.5	—	—	—	—	—	—			
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	—	—	—	—	—		
			6	—	—	1.8	—	1.8	—	1.8	—	5.5	—	—	—	—	—	—			
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—		—	—	—	—	—	—	—			
			6	5.9	—	—	5.9	—	5.9	—		—	—	—	—	—	—	—			
TTL Loads	V _{IL} or V _{IH}		4	4.5	3.98	—	—	3.84	—	3.7	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V	
			-5.2	6	5.48	—	—	5.34	—	5.2		—	—	—	—	—	—	—			
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V	
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1		—	—	—	—	—	—	—			
			6	—	—	0.1	—	0.1	—	0.1		—	—	—	—	—	—	—			
TTL Loads	V _{IL} or V _{IH}		4	4.5	—	—	0.26	—	0.33	—	0.4	4.5	—	—	0.26	—	0.33	—	0.4	V	
			5.2	6	—	—	0.26	—	0.33	—	0.4	—	—	—	—	—	—	—			
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd		0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA	

*For dual-supply system: theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
φ, MR	0.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @25° C.



92CS-38453R1

TERMINAL ASSIGNMENT

CD54/74HC4024

CD54/74HCT4024

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{C}$, Input $t_r, t_f=6\text{ ns}$)

CHARACTERISTIC	SYMBOL	C_L (pF)	TYPICAL VALUES		UNITS
			HC	HCT	
Propagation Delay ϕ to $Q1'$	t_{PHL}	15	11	17	ns
Q_n to Q_{n+1}	t_{PHL}	15	6	6	
MR to Q_n	t_{PHL}	15	14	17	
Power Dissipation Capacitance*	C_{PD}	—	30	30	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_i/M)$ where:

$M=2^1, 2^2, 2^3, 2^4, 2^5, 2^6, 2^7$

C_L =output load capacitance

f_i =input frequency



Prerequisite for Switching Function

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Input Pulse Frequency	f_{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
		4.5	30	—	25	—	24	—	20	—	20	—	16	—	
		6	35	—	—	—	29	—	—	—	24	—	—	—	
Input Pulse Width	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Reset Removal Time	t_{REM}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
Reset Pulse Width	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	

SWITCHING CHARACTERISTICS ($C_L=50\text{ pF}$, Input $t_r, t_f=6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, ϕ to $Q1'$ Output	t_{PLH}	2	—	140	—	—	—	175	—	—	—	210	—	—	ns
		4.5	—	28	—	40	—	35	—	50	—	42	—	60	
		6	—	24	—	—	—	30	—	—	—	36	—	—	
Propagation Delay Q_n to Q_{n+1}	t_{PHL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	13	—	—	—	19	—	—	
Propagation Delay MR to Q_n	t_{PHL}	2	—	170	—	—	—	215	—	—	—	255	—	—	ns
		4.5	—	34	—	40	—	43	—	50	—	51	—	60	
		6	—	29	—	—	—	27	—	—	—	43	—	—	
Output Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	pF	

CD54/74HC4024 CD54/74HCT4024




	54/74HC	54/74HCT
Input Level	VCC	3 V
Switching Voltage, Vs	50% VCC	1.3 V

Fig. 4 - Input Pulse pre-requisite times, propagation delays and output transition times.

Fig. 5 - Master Reset pre-requisite and propagation delays.

CD54/74HC4040 CD54/74HCT4040

High-Speed CMOS Logic



12-Stage Binary Counter

Type Features:

- Fully static operation
- Buffered inputs
- Common reset
- Negative edge pulsing
- Typical $f_{MAX} = 50 \text{ MHz}$ @ $V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ \text{ C}$

FUNCTIONAL DIAGRAM

The RCA-CD54/74HC4040 and CD54/74HCT4040 are 12-stage ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of the stage advances one count on the negative transition of each input pulse; a high voltage level on the MR line resets all stages to their zero state. All inputs and outputs are buffered.

The CD54HC4040 and CD54HCT4040 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4040 and CD74HCT4040 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic package (M suffix). Both types are also available in chip form (H suffix).

TRUTH TABLE

ϕ	MR	Output State
	L	No Change
	L	Advance to next state
X	H	All Outputs are low

H = high level (steady state)
L = low level (steady state)
X = don't care

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ \text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_1 \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}




Fig. 1 - Logic block diagram.

92CL-37015R3

CD54/74HC4040 CD54/74HCT4040

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):		
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):		
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):		
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC}^*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{in}, V_{out}	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.




Fig. 2 - Detail for flip-flops 1, 2, 4, 5, 7, 8, 10 & 11.




Fig. 3 - Detail for flip-flops 3, 6, 9 & 12.

CD54/74HC4040

CD54/74HCT4040

STATIC ELECTRICAL CHARACTERISTICS


CHARACTERISTIC	CD74HC4040/CD54HC4040										CD74HCT4040/CD54HCT4040										UNITS
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—		
			6	4.2	—	—	4.2	—	4.2	—	—	5.5									
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5									
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—											
			6	5.9	—	—	5.9	—	5.9	—											
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V	
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1											
			6	—	—	0.1	—	0.1	—	0.1											
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V	
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load Δ I _{CC} *											V _{CC} -2.1 to 5.5	—	100	360	—	450	—	490	μA		

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
\overline{MR}	0.65
ϕ	0.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.



92CS-3885R1

TERMINAL ASSIGNMENT

CD54/74HC4040 CD54/74HCT4040

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	C _L pF	Typical		
			HC	HCT	Units
Propagation Delay φ to Q1' Output	t _{PLH} t _{PHL}	15	11	17	ns
Propagation Delay Q _n to Q _{n+1}	t _{PHL} t _{PHL}	15	4	4	ns
Propagation Delay to MR to Q _n	t _{PHL}	15	14	17	ns
Power Dissipation Capacitance*	C _{PD}	—	40	45	pF

*C_{PD} is used to determine the power consumption, per package.

PD = C_{PD} V_{CC}² fi + Σ (C_L V_{CC}² fi/M) where:

M = 2¹, 2², 2³, ... 2ⁱ

C_L = output load capacitance

fi = input frequency

Pre-requisite for Switching Function

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Input Pulse Frequency	f _{MAX}	2	6	—	—	5	—	—	—	4	—	—	—	MHz	
		4.5	30	—	25	25	—	20	—	20	—	16	—		
		6	35	—	—	29	—	—	—	24	—	—	—		
Input Pulse Width (Figure 4)	t _w	2	80	—	—	100	—	—	—	120	—	—	—	ns	
		4.5	16	—	20	20	—	25	—	24	—	30	—		
		6	14	—	—	17	—	—	—	20	—	—	—		
Reset Removal Time (Figure 5)	t _{REM}	2	50	—	—	65	—	—	—	75	—	—	—	ns	
		4.5	10	—	10	13	—	13	—	15	—	15	—		
		6	9	—	—	11	—	—	—	13	—	—	—		
Reset Pulse Width (Figure 5)	t _w	2	80	—	—	100	—	—	—	120	—	—	—	ns	
		4.5	16	—	20	20	—	25	—	24	—	30	—		
		6	14	—	—	17	—	—	—	20	—	—	—		

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay φ to Q1' Output (Figure 4)	t _{PLH} t _{PHL}	2	—	140	—	—	—	175	—	—	—	210	—	—	ns
		4.5	—	28	—	40	—	35	—	50	—	42	—	60	
		6	—	24	—	—	—	30	—	—	—	36	—	—	
Propagation Delay Q _n to Q _{n+1} (Figure 4)	t _{PLH} t _{PHL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Propagation Delay MR to Q _n (Figure 5)	t _{PHL}	2	—	170	—	—	—	215	—	—	—	255	—	—	ns
		4.5	—	34	—	40	—	43	—	50	—	51	—	60	
		6	—	29	—	—	—	37	—	—	—	43	—	—	
Output Transition Time (Figure 4)	t _{TLH} t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i		—	10	—	10	—	10	—	10	—	10	—	pF	

CD54/74HC4040 CD54/74HCT4040




Fig. 4 - Input pulse pre-requisite times, propagation delays and output transition times.





Fig. 5 - Master Reset pre-requisite and propagation delays.

File Number 1854

CD54/74HC 4046A CD54/74HCT 4046A

Advance Information/
Preliminary Data

High-Speed CMOS Logic



92CS-40592
FUNCTIONAL DIAGRAM

Phase-Locked-Loop with VCO

Features:

- Operating frequency range of up to 18 MHz (typ.) at $V_{CC} = 5\text{ V}$
- Choice of three phase comparators: EXCLUSIVE-OR; edge-triggered JK flip-flop; edge-triggered RS flip-flop
- Excellent VCO frequency linearity
- VCO-inhibit control for ON/OFF keying and for low standby power consumption
- Minimal frequency drift

- Operating power supply voltage range: VCO section 3 V to 6 V; digital section 2 V to 6 V

Applications:

- FM modulation and demodulation
- Frequency synthesis and multiplication
- Frequency discrimination
- Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control

The RCA CD54/74 HC/HCT4046A are high-speed Si-gate CMOS devices that are pin compatible with the CD4046B of the "4000B" series. They are specified in compliance with JEDEC standard no. 7


The HC/HCT4046A are phase-locked-loop circuits that contain a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3). A signal input and a comparator input are common to each comparator.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

The CD54HC4046A and CD54HCT4046A are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC4046A and CD74HCT4046A are supplied in 16-lead plastic dual-in-line packages (E suffix), and in 16-lead surface mount plastic dual-in-line packages (M suffix). The CD54/74HC/HCT4046A are also supplied in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range); Standard Outputs - 10 LSTTL Loads Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range: CD74HC/HCT/HCU: -40 to $+85^\circ\text{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types: 2 to 6 V Operation High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} @ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types: 4.5 to 5.5 V Operation Direct LSTTL Input Logic Compatibility $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$ CMOS Input Compatibility $I_i \leq 1\ \mu\text{A}$ @ V_{OL} , V_{OH}



92CS-40591
TERMINAL ASSIGNMENT

CD54/74HC4046A

CD54/74HCT4046A

MAXIMUM RATINGS, Absolute-Maximum Values

DC SUPPLY-VOLTAGE (V_{CC}): (Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (for $V_i < -0.5$ V or $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (for $V_o < -0.5$ V or $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (for -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC}):	± 50 mA
POWER DISSIPATION PER PACKAGE (P_o):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always with the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (for $T_A =$ Full Package-Temperature Range) V_{CC} .* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ\text{C}$ $^\circ\text{C}$
Input Rise and Fall Times, t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC4046A

CD54/74HCT4046A

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	PCP _{OUT}	phase comparator pulse output
2	PC1 _{OUT}	phase comparator 1 output
3	COMP _{IN}	comparator input
4	VCO _{OUT}	VCO output
5	INH	inhibit input
6	C1 _A	capacitor C1 connection A
7	C1 _B	capacitor C1 connection B
8	GND	ground (0 V)
9	VCO _{IN}	VCO input
10	DEM _{OUT}	demodulator output
11	R ₁	resistor R1 connection
12	R ₂	resistor R2 connection
13	PC2 _{OUT}	phase comparator 2 output
14	SIG _{IN}	signal input
15	PC3 _{OUT}	phase comparator 3 output
16	V _{CC}	positive supply voltage

GENERAL DESCRIPTION

VCO

The VCO requires one external capacitor C1 (between C1_A and C1_B) and one external resistor R1 (between R₁ and GND) or two external resistors R1 and R2 (between R₁ and GND, and R₂ and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required. See logic diagram, Fig. 1.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEM_{OUT}). In contrast to conventional techniques where the DEM_{OUT} voltage is one threshold voltage lower than the VCO input voltage, here the DEM_{OUT} voltage equals that of the VCO input. If DEM_{OUT} is used, a load resistor (R_S) should be connected from DEM_{OUT} to GND; if unused, DEM_{OUT} should be left open. The VCO output (VCO_{OUT}) can be connected directly to the comparator input (COMP_{IN}), or connected via a frequency-divider. The VCO output signal has a guaranteed duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption.

Phase Comparators

The signal input (SIG_{IN}) can be directly coupled to the self-biasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

Phase comparator 1 (PC1)

This is an Exclusive-OR network. The signal and comparator input frequencies (f_i) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple (f_r = 2f_i) is suppressed, is:

$V_{\text{DEMOUT}} = (V_{\text{CC}}/\pi) (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}})$ where V_{DEMOUT} is the demodulator output at pin 10; V_{DEMOUT} = V_{PC1OUT} (via low-pass filter).

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (V_{DEMOUT}), is the resultant of the phase differences of signals (SIG_{IN}) and the comparator input (COMP_{IN}) as shown in Fig. 2. The average of V_{DEM} is equal to 1/2 V_{CC} when there is no signal or noise at SIG_{IN}, and with this input the VCO oscillates at the center frequency (f_o). Typical waveforms for the PC1 loop locked at f_o are shown in Fig. 3.

CD54/74HC4046A CD54/74HCT4046A




Fig. 1 — Logic diagram.

The frequency capture range ($2f_c$) is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range ($2f_l$) is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.




Fig. 2 — Phase comparator 1: average output voltage versus input phase difference:

$$V_{\text{DEMOUT}} = V_{\text{PC1OUT}} = (V_{\text{CC}}/\pi) (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}});$$

$$\phi_{\text{DEMOUT}} = (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}}).$$




Fig. 3 — Typical waveforms for PLL using phase comparator 1, loop locked at f .

CD54/74HC4046A CD54/74HCT4046A

Phase Comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG_{IN} and COMP_{IN} are not important. PC2 comprises two D-type flip-flops, control-gating and a 3-state output stage. The circuit functions as an up-down counter (Fig. 1) where SIG_{IN} causes an up-count and COMP_{IN} a down-count. The transfer function of PC2, assuming ripple ($f_r = f_i$) is suppressed, is:

$V_{DEMODOUT} = (V_{CC}/4\pi) (\phi_{SIGIN} - \phi_{COMPIN})$ where $V_{DEMODOUT}$ is the demodulator output at pin 10; $V_{DEMODOUT} = V_{PC2OUT}$ (via low-pass filter).

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 ($V_{DEMODOUT}$), is the resultant of the phase differences of SIG_{IN} and COMP_{IN} as shown in Fig. 4. Typical waveforms for the PC2 loop locked at f_0 are shown in Fig. 5.

When the frequencies of SIG_{IN} and COMP_{IN} are equal but the phase of SIG_{IN} leads that of COMP_{IN}, the p-type output driver at PC2_{OUT} is held "ON" for a time corresponding to the phase difference ($\phi_{DEMODOUT}$). When the phase of SIG_{IN} lags that of COMP_{IN}, the n-type driver is held "ON".

When the frequency of SIG_{IN} is higher than that of COMP_{IN}, the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n- and p-type drivers are "OFF" (3-state). If the SIG_{IN} frequency is lower than the COMP_{IN} frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to PC2_{OUT} varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO input at pin 9 is a high impedance. Also in this condition, the signal at the phase comparator pulse output (PCP_{OUT}) is a HIGH level and so can be used for indicating a locked condition.

Thus, for PC2, no phase difference exists between SIG_{IN} and COMP_{IN} over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p- and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG_{IN}, the VCO adjusts, via PC2, to its lowest frequency.

Phase comparator 3 (PC3)

This is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG_{IN} and COMP_{IN} are not important. The transfer characteristic of PC3, assuming ripple ($f_r = f_i$) is suppressed, is:

$V_{DEMODOUT} = (V_{CC}/2\pi) (\phi_{SIGIN} - \phi_{COMPIN})$ where $V_{DEMODOUT}$ is the demodulator output at pin 10; $V_{DEMODOUT} = V_{PC3OUT}$ (via low-pass filter).

The average output from PC3, fed to the VCO via the low-pass filter and seen at the demodulator at pin 10 ($V_{DEMODOUT}$), is the resultant of the phase differences of SIG_{IN} and COMP_{IN} as shown in Fig. 6. Typical waveforms for the PC3 loop locked at f_0 are shown in Fig. 7.

The phase-to-output response characteristic of PC3 (Fig. 6) differs from that of PC2 in that the phase angle between SIG_{IN} and COMP_{IN} varies between 0° and 360° and is 180° at




Fig 4 — Phase comparator 2: average output voltage versus input phase difference:
 $V_{DEMODOUT} = V_{PC2OUT} = (V_{CC}/4\pi) (\phi_{SIGIN} - \phi_{COMPIN})$;
 $\phi_{DEMODOUT} = (\phi_{SIGIN} - \phi_{COMPIN})$.




Fig. 5 — Typical waveforms for PLL using phase comparator 2, loop locked at f_0 .

the center frequency. Also PC3 gives a greater voltage swing than PC2 for input phase differences but as a consequence the ripple content of the VCO input signal is higher. With no signal present at SIG_{IN}, the VCO adjusts, via PC3, to its highest frequency.

The only difference between the HC and the HCT versions is the input level specification of the INH input. This input disables the VCO section. The comparators' sections are identical, so that there is no difference in the SIG_{IN} (pin 14) or COMP_{IN} (pin 3) inputs between the HC and the HCT versions.




Fig.6 — Phase comparator 3: average output voltage versus input phase difference:
 $V_{DEMODOUT} = V_{PC3OUT} = (V_{CC}/2\pi) (\phi_{SIGIN} - \phi_{COMPIN})$;
 $\phi_{DEMODOUT} = (\phi_{SIGIN} - \phi_{COMPIN})$.




Fig. 7 — Typical waveforms for PLL using phase comparator 3, loop locked at f_0 .

CD54/74HC4046A CD54/74HCT4046A

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4046A/CD54HC4046A										CD74HCT4046A/CD54HCT4046A								UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max
INH High-Level Input Voltage V _{IH}			3	2.1	—	—	2.1	—	2.1	—	—	4.5	2	—	—	2	—	2	—	
			4.5	3.15	—	—	3.15	—	3.15	—			—	—	—	—	—	—	—	—
			6	4.2	—	—	4.2	—	4.2	—			—	—	—	—	—	—	—	—
INH Low-Level Input Voltage V _{IL}			3	—	—	0.9	—	0.9	—	0.9	—	4.5	—	—	0.8	—	0.8	—	0.8	—
			4.5	—	—	1.35	—	1.35	—	1.35			—	—	—	—	—	—	—	—
			6	—	—	1.8	—	1.8	—	1.8			—	—	—	—	—	—	—	—
VCO _{out} High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	3	2.9	—	—	2.9	—	2.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	
			4.5	4.4	—	—	4.4	—	4.4	—			—	—	—	—	—	—		
			6	5.9	—	—	5.9	—	5.9	—			—	—	—	—	—	—	—	
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	
			6	5.48	—	—	5.34	—	5.2	—			—	—	—	—	—			
			6	5.48	—	—	5.34	—	5.2	—			—	—	—	—	—	—		
VCO _{out} Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—
			4.5	—	—	0.1	—	0.1	—	0.1			—	—	—	—	—			
			6	—	—	0.1	—	0.1	—	0.1			—	—	—	—	—			
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—
			6	—	—	0.26	—	0.33	—	0.4			—	—	—	—	—			
			6	—	—	0.26	—	0.33	—	0.4			—	—	—	—	—			
C1A, C1B Low Level Output Voltage (Test purposes only) V _{OL}	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.40	—	0.47	—	0.54	V _{IL} or V _{IH}	4.5	—	—	0.40	—	0.47	—	0.54	—
			6	—	—	0.40	—	0.47	—	0.54			—	—	—	—	—			
			6	—	—	0.40	—	0.47	—	0.54			—	—	—	—	—			
INH VCO _{in} Input Leakage Current I _I	V _{CC} or Gnd	6	—	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—
			—	—	—	—	—	—	—	—			—	—	—	—	—			
			—	—	—	—	—	—	—	—			—	—	—	—	—			
R1 Range			3	—	—	—	—	—	—	—		4.5	3	—	300	—	—	—	—	
			4.5	3	—	300	—	—	—	—			—	—	—	—				
			6	—	—	—	—	—	—	—			—	—	—	—	—			
R2 Range			3	—	—	—	—	—	—	—		4.5	3	—	300	—	—	—	—	
			4.5	3	—	300	—	—	—	—			—	—	—	—				
			6	—	—	—	—	—	—	—			—	—	—	—	—			
C1 Capacitance Range			3	—	—	—	—	—	—	—		0	—	—	—	—	—	—	—	
			4.5	0	No Limit	—	—	—	—	—			—	—	—	—	—			
			6	—	—	—	—	—	—	—			—	—	—	—	—			
VCO _{in} Operating Voltage Range	Over the range specified for R1 for Linearity See Figs. 8 & 35-38 See Note 2	3	0.9	—	—	1.9	—	—	—	—	4.5	0.9	—	—	3.2	—	—	—	—	
			4.5	0.9	—	—	3.2	—	—	—			—	—	—	—				
			6	0.9	—	—	4.6	—	—	—			—	—	—	—				

NOTES: 1. The value for R1 & R2 in parallel should exceed 2.7 kΩ.
2. The maximum operating voltage can be as high as V_{CC} -0.9 V, however, this may result in an increased offset voltage.

CD54/74HC4046A

CD54/74HCT4046A

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4046A/CD54HC4046A										CD74HCT4046A/CD54HCT4046A								UNITS								
	TEST CONDITIONS		74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE									
	V _I V	I _O mA	V _{CC} V	+25° C						-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C						-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max	Min	Max	Min			Max	Min	Max		Min	Max						
SIG _{IN} , COMP _{IN} DC Coupled High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—			4.5													V	
			4.5	3.15	—	—	3.15	—	3.15	—			5.5		2	—	—	2	—	2	—	—	—	—	—	V	
			6	4.2	—	—	4.2	—	4.2	—																	V
SIG _{IN} , COMP _{IN} DC Coupled Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5			4.5													V	
			4.5	—	—	1.35	—	1.35	—	1.35			5.5		—	—	0.8	—	0.8	—	0.8	—	—	—	—		V
			6	—	—	1.8	—	1.8	—	1.8																	V
PC _{OUT} , PC _n OUT High-Level Output Voltage V _{OH} CMOS Loads	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}		4.5		4.4	—	—	4.4	—	4.4	—	4.4	—	—	—	V	
	or		4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	—	—	—		V	
	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}																
TTL Loads	V _{IL}										V _{IL}		4.5	3.98	—	—	3.84	—	3.7	—	—	—	—	—	—	V	
	or	-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	—	—	—	—	—		V	
	V _{IH}	-5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}																V
PC _{OUT} , PC _n OUT Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}		4.5		—	—	0.1	—	0.1	—	0.1	—	0.1	—	—	V	
	or		4.5	—	—	0.1	—	0.1	—	0.1	or	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	—	—		V	
	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	V _{IH}																
TTL Loads	V _{IL}										V _{IL}		4.5	—	—	0.26	—	0.33	—	0.4	—	—	—	—	—	V	
	or	4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—	—	—	—	—		V	
	V _{IH}	5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}																V
SIG _{IN} , COMP _{IN} Input Leakage Current I _I	V _{CC}		2	—	—	±3	—	±4	—	±5	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±30	—	±38	—	±45	—	—	—	—	—	—	—	μA
	or		3	—	—	±7	—	±9	—	±11																	
			4.5	—	—	±18	—	±23	—	±29																	
	Gnd		6	—	—	±30	—	±38	—	±45																	
PC ₂ OUT 3-State Off-State Current I _{OZ}	V _{IL}		6	—	—	±0.5	—	±5	—	±10		5.5	—	—	±0.5	±5	—	—	—	—	—	—	—	—	—	—	μA
	or																										
	V _{IH}																										
SIG _{IN} , COMP _{IN} Input Resistance R _I	V _I at Self-Bias Oper. Point: ΔV _I = 0.5 V See Fig. 8		3	—	800	—	—	—	—	—		4.5	—	250	—	—	—	—	—	—	—	—	—	—	—	—	kΩ
			4.5	—	250	—	—	—	—	—																	
			6	—	150	—	—	—	—	—																	

CD54/74HC4046A

CD54/74HCT4046A

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4046A/CD54HC4046A										CD74HCT4046A/CD54HCT4046A								UNITS				
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE			54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max		Min	Max		
Resistor Range R _s	at R _s > 300 kΩ Leakage Current can influence V _{DEM OUT}		3	50	—	300							4.5	5	—	300							kΩ
Offset Voltage V _{COIN.} to V _{DEM} V _{OFF}	V _I = V _{VCO IN} = $\frac{V_{CC}}{2}$ Values taken over R _s range See Fig. 15		3	—	±30	—							4.5	—	±20	—							mV
Dynamic Output Resistance at DEM _{OUT} R _D	V _{DEM OUT} = $\frac{V_{CC}}{2}$		3	—	25	—							4.5	—	25	—							Ω
Quiescent Device Current I _{CC}	Pins 3, 5 & 14 at V _{CC} Pin 9 at Gnd. I ₁ at Pins 3 & 14 to be excluded		6	—	—	8	—	80	—	160			V _{CC} or Gnd	5.5	—	—	8	—	80	—	160		μA
Additional Quiescent Device Current Per Input Pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1 (Excluding Pin 5)	4.5 to 5.5	—	100	360	—	450	—	490				μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
INH	1

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4046A CD54/74HCT4046A

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	TEST CONDITIONS		25° C				-40° C to +85° C				-55° C to +125° C				UNITS
	V _{CC}		HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
PHASE COMPARATOR SECTION															
Propagation Delay, SIG _{IN} , COMP _{IN} to PC _{1OUT}		2	—	200	—	—	—	250	—	—	—	300	—	—	ns
	t _{PLH}	4.5	—	40	—	45	—	50	—	56	—	60	—	68	
	t _{PHL}	6	—	34	—	—	—	43	—	—	—	51	—	—	
SIG _{IN} , COMP _{IN} to PC _{2OUT}		2	—	300	—	—	—	375	—	—	—	450	—	—	
	t _{PZH}	4.5	—	60	—	68	—	75	—	85	—	90	—	102	
	t _{PZL}	6	—	51	—	—	—	64	—	—	—	77	—	—	
SIG _{IN} , COMP _{IN} to PC _{3OUT}		2	—	245	—	—	—	305	—	—	—	307	—	—	
	t _{PLH}	4.5	—	49	—	58	—	61	—	73	—	74	—	87	
	t _{PHL}	6	—	42	—	—	—	52	—	—	—	63	—	—	
Output Transition Time		2	—	75	—	—	—	95	—	—	—	110	—	—	
	t _{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	t _{LH}	6	—	13	—	—	—	16	—	—	—	19	—	—	
Output Enable Time, SIG _{IN} , COMP _{IN} to PC _{2OUT}		2	—	265	—	—	—	330	—	—	—	400	—	—	
	t _{PZH}	4.5	—	53	—	60	—	66	—	75	—	80	—	90	
	t _{PZL}	6	—	45	—	—	—	56	—	—	—	68	—	—	
Output Disable Time, SIG _{IN} , COMP _{IN} to PC _{2OUT}		2	—	315	—	—	—	395	—	—	—	475	—	—	
	t _{PHZ}	4.5	—	63	—	68	—	79	—	85	—	95	—	102	
	t _{PLZ}	6	—	54	—	—	—	67	—	—	—	81	—	—	
AC Coupled Input Sensitivity (p-p) at SIG _{IN} or COMP _{IN}	V _i (p-p)	3	TYPICAL												
		4.5	11	11										mV	
		6	15	15											
		6	33	33											
VCO SECTION															
Frequency Stability with Temperature Change	$\frac{\Delta f}{\Delta T}$	R ₁ = 100kΩ R ₂ = ∞	3 4.5 6					Typ. 0.11		Typ. 0.11					%/°C
Max. Frequency	f _{max}	C ₁ = 50 pF R ₁ = 3.5kΩ R ₂ = ∞	3 4.5 6	24	24										MHz
		C ₁ = 0 pF R ₁ = 9.1kΩ R ₂ = ∞	3 4.5 6	38	38										MHz
		C ₁ = 40 pF R ₁ = 3kΩ R ₂ = ∞ VCO _{IN} = $\frac{V_{CC}}{2}$	3 4.5 6	17	17										MHz
Frequency Linearity, Δf _{VCO}		R ₁ = 100kΩ R ₂ = ∞ C ₁ = 100 pF	3 4.5 6	0.4	0.4										%
Offset Frequency		R ₂ = 220kΩ C ₁ = 1 nF	3 4.5 6	400	400										kHz
DEMODULATOR SECTION															
V _{OUT} V _S f _{IN}		R ₁ = 100 kΩ R ₂ = ∞ C ₁ = 100 pF R ₃ = 10 kΩ R ₃ = 100 kΩ C ₂ = 100 pF	3 4.5 6	— 330 —	— 330 —										mV/kHz

CD54/74HC406A CD54/74HCT406A

Figure References for DC Characteristics




Fig. 8 — Typical input resistance curve at SIG_{IN}, COMP_{IN}.




Fig. 9—HC/HCT406A R1 (min) or R2 (min) vs supply voltage (V_{CC}).




Fig. 10—HCT406A typical center frequency vs R1, C1 (V_{CC}=4.5 V).




Fig. 11—HC406A typical center frequency vs R1, C1 (V_{CC}=6 V).




Fig. 12—HC406A typical center frequency vs R1, C1 (V_{CC}=3 V, R2=open).




Fig. 13—HCT406A typical center frequency vs R1, C1 (V_{CC}=4.5 V).




Fig. 14—HCT406A typical center frequency vs R1, C1 (V_{CC}=5.5 V).












Fig. 15—HC406A typical VCO frequency vs VCO_{IN} (R1=1.5 MΩ, C1=50 pF).

CD54/74HC4046A CD54/74HCT4046A



CD54/74HC406A CD54/74HCT406A




Fig. 24-HC406A typical change in VCO frequency with ambient temperature as a function of R1.




Fig. 25-HC406A typical change in VCO frequency vs ambient temperature as a function of R1 ($V_{CC}=4.5$ V).




Fig. 26-HC406A offset frequency vs R2, C1 ($V_{CC}=4.5$ V).




Fig. 27-HC406A offset frequency vs R2, C1 ($V_{CC}=3$ V).




Fig. 28-HCT406A offset frequency vs R2, C1 ($V_{CC}=4.5$ V).




Fig. 29-HC406A & HCT406A offset frequency vs R2, C1 ($V_{CC}=6$ V, $V_{CC}=5.5$ V).




Fig. 30-HC406A f_{max}/f_{min} vs R2/R1 ($V_{CC}=3$ V, 4.5 V, 6 V).




Fig. 31-HCT406A f_{max}/f_{min} vs R2/R1 ($V_{CC}=4.5$ V-5.5 V).

CD54/74HC4046A CD54/74HCT4046A

AC WAVEFORMS




Fig. 32 — Waveforms showing input (SIG_{IN} , $COMP_{IN}$) to output (PCP_{OUT} , $PC1_{OUT}$, $PC3_{OUT}$) propagation delays and the output transition times.





Fig. 33 — Waveforms showing the 3-state enable and disable times for $PC2_{OUT}$.

	HC	HCT
INPUT LEVEL	V_{CC}	3 V
SWITCHING VOLTAGE, V_S	50% V_{CC}	1.3 V



$\Delta V = 0.5 \text{ V}$ over the V_{CC} range:

for VCO linearity

$$f'_0 = \frac{f_1 + f_2}{2}$$

$$\text{linearity} = \frac{f'_0 - f_0}{f'_0} \times 100\%$$

Fig. 34 — Definition of VCO frequency linearity.




Fig. 35—HC4046A VCO linearity vs $R1$ ($V_{CC}=4.5 \text{ V}$).




Fig. 36—HC4046A VCO linearity vs $R1$ ($V_{CC}=3 \text{ V}$).

CD54/74HC406A CD54/74HCT406A




Fig. 37-HC406A VCO linearity vs R1 (V_{CC}=6 V).




Fig. 38-HCT406A VCO linearity vs R1 (V_{CC}=4.5 V, V_{CC}=5.5 V).




Fig. 39-HC406A demodulator power dissipation vs RS (typ.) (V_{CC}=3 V; 4.5 V; 6 V).




Fig. 40-HCT406A demodulator power dissipation vs RS (typ.) (V_{CC}=3 V; 4.5 V; 6 V).




Fig. 41-HC406A VCO power dissipation vs R1 (C1=50 pF; 1 μF).




Fig. 42-HCT406A VCO power dissipation vs R2 (C1=50 pF; 1 μF).




Fig. 43-HCT406A VCO power dissipation vs R1 (C1=50 pF; 1 μF).




Fig. 44-HC406A VCO power dissipation vs R2 (C1=50 pF; 1 μF).

CD54/74HC4046A CD54/74HCT4046A

HC/HCT 4046A C_{PD}

CHIP SECTION	HC	HCT	UNIT
COMPARATOR 1	48	50	pF
COMPARATORS 2 & 3	39	48	
VCO	61	53	

APPLICATION INFORMATION

This information is a guide for the approximation of values of external components to be used with the 74HC/HCT4046A in a phase-lock-loop system.

References should be made to Figs.10 through 14 as indicated in the table.







Values of the selected components should be within the following ranges.

- R1 between 3 kΩ and 300 kΩ;
- R2 between 3 kΩ and 300 kΩ;
- R1 + R2 parallel value > 2.7 kΩ;
- C1 greater than 40 pF.

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS
VCO frequency without extra offset	PC1, PC2 or PC3	<p>VCO Frequency characteristic</p> <p>With $R2 = \infty$ and $R1$ within the range $3\text{ k}\Omega < R1 < 300\text{ k}\Omega$, the characteristics of the VCO operation will be as shown in Figs. 10-14. (Due to $R1, C1$ time constant a small offset remains when $R2 = \infty$.)</p> <p><i>Fig. 45 — Frequency characteristic of VCO operating without offset: f_o = center frequency; $2f_L$ = frequency lock range.</i></p>
	PC1	<p>Selection of R1 and C1</p> <p>Given f_o, determine the values of $R1$ and $C1$ using Figs. 10-14.</p>
	PC2 or PC3	<p>Given f_{max} and f_o, determine the values of $R1$ and $C1$ using Fig. 30. Use Fig. 31 to obtain $2f_L$ and then use this to calculate f_{min}.</p>
VCO frequency with extra offset	PC1, PC2 or PC3	<p>VCO frequency characteristic</p> <p>With $R1$ and $R2$ within the ranges $3\text{ k}\Omega < R1 < 300\text{ k}\Omega$, $3\text{ k}\Omega < R2 < 300\text{ k}\Omega$, the characteristics of the VCO operation will be as shown in Figs. 26-29.</p> <p><i>Fig. 46 — Frequency characteristic of VCO operating with offset: f_o = center frequency; $2f_L$ = frequency lock range.</i></p>

CD54/74HC4046A CD54/74HCT4046A

APPLICATION INFORMATION (Cont'd.)


SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS
VCO frequency with offset (continued)	PC1, PC2 or PC3	<p>Selection of R1, R2 and C1</p> <p>Given f_o and f_L, determine the value of product $R1C1$ by using Figs.26-29. Calculate f_{off} from equation $f_{off} = f_{CO} = f_L$. Obtain the values of C1 and R2 by using Figs. 26-29. Calculate the value of R1 from the value of C1 and the product $R1C1$.</p>
PLL conditions with no signal at the SIG _{IN} input	PC1	VCO adjusts to f_o with $\phi_{DEMOUT} = 90^\circ$ and $V_{VCOIN} = 1/2 V_{CC}$ (see Fig. 2).
	PC2	VCO adjusts to f_o with $\phi_{DEMOUT} = -360^\circ$ and $V_{VCOIN} = 0 V$ (see Fig. 4).
	PC3	VCO adjusts to f_o with $\phi_{DEMOUT} = +360^\circ$ and $V_{VCOIN} = V_{CC}$ (see Fig. 6).
PLL Frequency capture range	PC1, PC2 or PC3	<p>Loop filter component selection</p> <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;">  <p>(a) $\tau = R3 \times C2$</p> </div> <div style="text-align: center;">  <p>(b) amplitude characteristic</p> </div> <div style="text-align: center;">  <p>(c) pole-zero diagram</p> </div> </div> <p>A small capture range ($2f_c$) is obtained if $\tau > 2f_c^2 \approx 1/\pi (2\pi f_L/\tau)^{1/2}$</p> <p style="text-align: center;"><i>Fig. 47 — Simple loop filter for PLL without offset.</i></p> <div style="display: flex; justify-content: space-around; align-items: flex-start; margin-top: 20px;"> <div style="text-align: center;">  <p>(a) $\tau_1 = R3 \times C2$; $\tau_2 = R4 \times C2$; $\tau_3 = (R3 + R4) \times C2$</p> </div> <div style="text-align: center;">  <p>(b) amplitude characteristic</p> </div> <div style="text-align: center;">  <p>(c) pole-zero diagram</p> </div> </div> <p style="text-align: center;"><i>Fig. 48 - Simple loop filter for PLL with offset.</i></p>

CD54/74HC4046A
CD54/74HCT4046A

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS
PLL locks on harmonics at center frequency	PC1 or PC3	yes
	PC2	no
noise rejection at signal input	PC1	high
	PC2 or PC3	low
AC ripple content when PLL is locked	PC1	$f_r = 2f_i$, large ripple content at $\phi_{\text{DEMOUT}} = 90^\circ$
	PC2	$f_r = f_i$, small ripple content at $\phi_{\text{DEMOUT}} = 0^\circ$
	PC3	$f_r = f_{\text{SIGIN}}$, large ripple content at $\phi_{\text{DEMOUT}} = 180^\circ$

CD54/74HC4049 CD54/74HC4050

High-Speed CMOS Logic



Hex Buffers, Inverting and Non-Inverting

Type Features



- Typical propagation delay = 6 ns @ $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{ C}$
- High-to-low voltage level converter for up to $V_i = 16\text{ V}$

The RCA-CD54/74HC4049 and CD54/74HC4050 are fabricated with high-speed silicon gate technology. They have a modified input protection structure that enables these parts to be used as logic level translators which will convert high-level logic to a low-level logic while operating off the low-level logic supply. For example, 0-V to 15-V input logic levels can be down-converted to 0-V to 5-V logic levels. The modified input protection structure protects the input from both positive and negative electrostatic discharge. These parts can also be used as simple buffers or inverters without level translation. The CD54/74HC4049 and CD54/74HC4050 are enhanced versions of equivalent CMOS types.


The CD54HC4049 and CD54/74HC4050 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix) and in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ\text{ C}$
- Balanced Propagation and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\% V_{CC}$,
 $N_{IH} = 30\% V_{CC}$; @ $V_{CC} = 5\text{ V}$



LOGIC DIAGRAMS




CD54/74HC4050

CD54/74HC4049 CD54/74HC4050

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc})	-0.5 to +7 V
DC INPUT VOLTAGE, (V_i)	-0.5 to +16 V
(Voltages referenced to ground)	-0.5 to +16 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V)	-20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{cc} + 0.5$ V)	± 25 mA
DC V_{cc} OR GROUND CURRENT (I_{cc})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):		
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):		
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})		
.....	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):		
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$

**Voltage Relationships:
(Maximum Positive Limits)**



92CS-37799R1

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{cc} .*			
CD54/74HC Types	2	6	V
DC Output Voltage, V_o	0	V_{cc}	V
DC Input Voltage (V_i)	0	15	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	$^\circ\text{C}$
CD54 Types	-55	+125	
Input Rise and Fall Times, t_r, t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC4049 CD54/74HC4050

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD54/74HC4049, CD54/74HC4050										UNITS	
	TEST CONDITIONS			74HC/54HC SERIES			74HC SERIES		54HC SERIES			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
High-Level Input Voltage	V _{IH}		2	1.5	—	—	1.5	—	1.5	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—		
			6	4.2	—	—	4.2	—	4.2	—		
Low-Level Input Voltage	V _{IL}		2	—	—	0.5	—	0.5	—	0.5	V	
			4.5	—	—	1.35	—	1.35	—	1.35		
			6	—	—	1.8	—	1.8	—	1.8		
High-Level Output Voltage CMOS Loads	V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	V	
				4.5	4.4	—	—	4.4	—	4.4		—
				6	5.9	—	—	5.9	—	5.9		—
TTL Loads (Standard Output)	V _{IL} or V _{IH}	-4	4.5	3.98	—	—	3.84	—	3.7	—	V	
			-5.2	6	5.48	—	—	5.34	—	5.2		—
Low-Level Output Voltage CMOS Loads	V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V
				4.5	—	—	0.1	—	0.1	—	0.1	
				6	—	—	0.1	—	0.1	—	0.1	
TTL Loads (Standard Output)	V _{IL} or V _{IH}	4	4.5	—	—	0.26	—	0.33	—	0.4	V	
			5.2	6	—	—	0.26	—	0.33	—		0.4
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	μA
				15	6	—	—	±0.5	—	±5	—	
Quiescent Device Current	I _{CC}	15 or Gnd	0	6	—	—	2	—	20	—	40	μA

SWITCHING CHARACTERISTICS (V_{CC}=5 V, T_A=25° C, Input t_r,t_f=6 ns)

CHARACTERISTIC	SYMBOL	54HC AND 74HC	
		TYPICAL	UNITS
Propagation Delay, Data Input to Output (C _L = 15 pF)	HC4049 HC4050	t _{PLH} , t _{PHL}	6 ns
Power Dissipation Capacitance*	C _{PD}	35	pF

*C_{PD} is used to determine the dynamic power consumption, per inverter

P_D = V_{CC}² f_i(C_{PD} + C_L) where: f_i = input frequency
C_L = output load capacitance
V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r,t_f = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25° C		-40° C to +85° C		-55° C to +125° C		UNITS
			HC		74HC		54HC		
			Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay nA to nY HC4049 nA to nY HC4050	t _{PLH} , t _{PHL}	2	—	85	—	105	—	130	ns
		4.5	—	17	—	21	—	26	
		6	—	14	—	18	—	22	
Transition Time	t _{TLH} , t _{THL}	2	—	75	—	95	—	110	ns
		4.5	—	15	—	19	—	22	
		6	—	13	—	16	—	19	
Input Capacitance	C _I	—	—	10	—	10	—	10	pF

CD54/74HC4049
CD54/74HC4050





Fig. 1 - Transition times and propagation delay times, combination logic.

CD54/74HC4051, CD54/74HCT4051 CD54/74HC4052, CD54/74HCT4052 CD54/74HC4053, CD54/74HCT4053

High-Speed CMOS Logic



**CD54/74HC/HCT4051
TERMINAL ASSIGNMENT**

Analog Multiplexers/ Demultiplexers

Type Features:

- Wide analog input voltage range: $\pm 5 V$ max.
- Low "on" resistance:
70 Ω typ ($V_{CC}-V_{EE} = 4.5 V$)
40 Ω typ ($V_{CC}-V_{EE} = 9 V$)
- Low crosstalk between switches
- Fast switching and propagation speeds
- "Break-before-make" switching

The RCA CD54/74HC/HCT4051, 4052, and 4053 are digitally controlled analog switches which utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These analog multiplexers/demultiplexers control analog voltages that may vary across the voltage supply range (i.e. V_{CC} to V_{EE}). They are bidirectional switches thus allowing any analog input to be used as an output and visa-versa. The switches have low "on" resistance and low "off" leakages. In addition, all three devices have an enable control which when, high, disables all switches to their "off" state.

The CD54HC/HCT4051, 4052, and 4053 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT 4051, 4052, and 4053 are supplied in 16-lead plastic packages (E suffix) and in 16-lead surface mount plastic packages (M suffix). All devices are also available in chip form (H suffix).

Family Features:

- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^{\circ}C$
- Alternate Source is Philips/Sigetics
- CD54HC/CD74HC Types:
2 to 6 V Operation, control; 0 to 10 V, switch
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation, control; 0 to 10 V, switch
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_1 \leq 1 \mu A$ @ V_{OL} , V_{OH}




Fig. 1 - Functional diagram of HC/HCT4051.

**TRUTH TABLE
CD54/74HC/HCT4051**

INPUT STATES				"ON" CHANNELS
ENABLE	S2	S1	S0	
L	L	L	L	A0
L	L	L	H	A1
L	L	H	L	A2
L	L	H	H	A3
L	H	L	L	A4
L	H	L	H	A5
L	H	H	L	A6
L	H	H	H	A7
H	X	X	X	NONE

X = Don't Care

CD54/74HC4051, CD54/74HCT4051 CD54/74HC4052, CD54/74HCT4052 CD54/74HC4053, CD54/74HCT4053





Fig. 2 - Functional diagram of HC/HCT4052.



CD54/74HC/HCT4052
TERMINAL ASSIGNMENT





Fig. 3 - Functional diagram of HC/HCT4053.



CD54/74HC/HCT4053
TERMINAL ASSIGNMENT

TRUTH TABLES (Continued)

CD54/74HC/HCT4052

INPUT STATES			"ON" CHANNELS
ENABLE	S1	S0	
L	L	L	A0, B0
L	L	H	A1, B1
L	H	L	A2, B2
L	H	H	A3, B3
H	X	X	NONE

X = Don't Care

CD54/74HC/HCT4053

INPUT STATES				"ON" CHANNELS
ENABLE	S2	S1	S0	
L	L	L	L	A0 B0 C0
L	L	L	H	A0 B0 C1
L	L	H	L	A0 B1 C0
L	L	H	H	A0 B1 C1
L	H	L	L	A1 B0 C0
L	H	L	H	A1 B0 C1
L	H	H	L	A1 B1 C0
L	H	H	H	A1 B1 C1
H	X	X	X	NONE

X = Don't Care

CD54/74HC4051, CD54/74HCT4051 CD54/74HC4052, CD54/74HCT4052 CD54/74HC4053, CD54/74HCT4053

MAXIMUM RATINGS, Absolute-Maximum Values: (All voltages referenced to Gnd unless otherwise shown)

DC SUPPLY-VOLTAGE ($V_{CC}-V_{EE}$)	-0.5 to 10.5 V
DC SUPPLY-VOLTAGE (V_{CC})	-0.5 to +7 V
DC SUPPLY-VOLTAGE (V_{EE})	+0.5 to -7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC SWITCH DIODE CURRENT, I_{OK} (FOR $V_i < V_{EE} - 0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC SWITCH CURRENT (FOR $V_i > V_{EE} - 0.5$ V OR $V_i < V_{CC} + 0.5$ V)	+25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
DC V_{EE} CURRENT (I_{EE})	-20 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

- In certain applications, the external load-resistor current may include both V_{CC} and signal-line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6 volt (calculated from R_{ON} values shown in Electrical Characteristics chart). No V_{CC} current will flow through R_L if the switch current flows into terminal 3 on the HC/HCT4051; terminals 3 and 13 on the HC/HCT4052; terminals 4, 14 and 15 on the HC/HCT4053.

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) $V_{CC}-V_{EE}$ CD54/74HC Types CD54/74HCT Types See Fig. 4	2	10	V
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{EE} :* CD54/74HC Types CD54/74HCT Types See Fig. 5	0	-6	V
DC Input Control Voltage, V_i	Gnd	V_{CC}	V
Analog Switch I/O Voltage, V_{is}	V_{EE}	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ$ C $^\circ$ C
Input Rise and Fall Times t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns

*Unless otherwise specified, all voltages are referenced to Ground.

Recommended Operating Area as a Function of Supply Voltages.




Fig. 4




Fig. 5

CD54/74HC4051, CD54/74HCT4051 CD54/74HC4052, CD54/74HCT4052 CD54/74HC4053, CD54/74HCT4053

STATIC ELECTRICAL CHARACTERISTICS

CHAR- ACTERISTIC	CD74HC/CD54HC4051,4052,4053											CD74HCT/CD54HCT4051,4052,4053											UNITS
	TEST CONDITIONS				74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS				74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES		
	V _{IS} V	V _I V	V _{EE} V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _{IS} V	V _I V	V _{EE} V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		
					Min	Typ	Max	Min	Max	Min	Max					Min	Typ	Max	Min	Max	Min	Max	
High-Level Input Voltage V _{IH}				2	1.5	—	—	1.5	—	1.5	—				4.5	2	—	—	2	—	2	—	V
				4.5	3.15	—	—	3.15	—	3.15	—				to								
				6	4.2	—	—	4.2	—	4.2	—				5.5								
Low-Level Input Voltage V _{IL}				2	—	—	0.5	—	0.5	—	0.5				4.5	—	—	0.8	—	0.8	—	0.8	V
				4.5	—	—	1.35	—	1.35	—	1.35				to								
				6	—	—	1.8	—	1.8	—	1.8				5.5								
"On" Resistance I _O = 1 mA R _{ON} (Fig. 15)	V _{CC} or V _{EE}	V _{IL} or V _{IH}	0	4.5	—	70	160	—	200	—	240	Same as HC	Same as HC	0	4.5	—	70	160	—	200	—	240	Ω
			0	6	—	60	140	—	175	—	210			—	—	—	—	—	—	—	—	—	
	V _{CC} to V _{EE}	V _{IL} or V _{IH}	-4.5	4.5	—	40	120	—	150	—	180	-4.5	4.5	—	40	120	—	150	—	180	Ω		
			0	4.5	—	90	180	—	225	—	270	0	4.5	—	90	180	—	225	—	270	Ω		
			0	6	—	80	160	—	200	—	240	—	—	—	—	—	—	—	—	—	—	Ω	
Maximum "On" Resistance between any two channels ΔR _{ON}	V _{CC} or V _{EE}	V _{IL} or V _{IH}	0	4.5	—	10	—	—	—	—	—	0	4.5	—	10	—	—	—	—	—	—	—	Ω
			0	6	—	8.5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Ω
			-4.5	4.5	—	5	—	—	—	—	—	—	-4.5	4.5	—	5	—	—	—	—	—	—	—
Switch On/Off Leakage Current I _{IZ} 1&2 Channels (4053) 4 Channels (4052) 8 Channels (4051)	For Switch OFF: When V _{IS} =V _{CC} V _{OS} =V _{EE} ; When V _{IS} =V _{EE} , V _{OS} =V _{CC} For Switch ON: All Applicable Combinations of V _{IS} & V _{OS} Voltage Levels	V _{IL} or V _{IH}	0	6	—	—	±0.1	—	±1	—	±1	0	6	—	—	±0.1	—	±1	—	±1	—	±1	μA
			-5	5	—	—	±0.1	—	±1	—	±1	-5	5	—	—	±0.1	—	±1	—	±1	—	±1	
			0	6	—	—	±0.1	—	±1	—	±1	0	6	—	—	±0.1	—	±1	—	±1	—	±1	
		V _{IL} or V _{IH}	-5	5	—	—	±0.2	—	±2	—	±2	-5	5	—	—	±0.2	—	±2	—	±2	—	±2	
			0	6	—	—	±0.2	—	±2	—	±2	0	6	—	—	±0.2	—	±2	—	±2	—	±2	
			-5	5	—	—	±0.4	—	±4	—	±4	-5	5	—	—	±0.4	—	±4	—	±4	—	±4	
Control Input Leakage Current I _{IL}	—	V _{CC} or Gnd	0	6	—	—	±0.1	—	±1	—	±1	—	**	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current I _{CC} I _O = 0	When V _{IS} = V _{EE} , V _{OS} = V _{CC} , When V _{IS} = V _{CC} , V _{OS} = V _{EE}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	Same as HC	Same as HC	0	5.5	—	—	8	—	80	—	160	μA
			-5	5	—	—	16	—	160	—	320			-4.5	5.5	—	—	16	—	160	—	320	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *													V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA	

* For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specifications is 1.8 mA.

** Any voltage between V_{CC} & Gnd.

HCT Input Loading Table

Type	Input	Unit Loads*
4051, 4053	All	0.5
4052	All	0.4

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC4051, CD54/74HCT4051
CD54/74HC4052, CD54/74HCT4052
CD54/74HC4053, CD54/74HCT4053

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	C _L pF	Typical						UNITS
			4051		4052		4053		
			HC	HCT	HC	HCT	HC	HCT	
Propagation Delay									
Switch IN to OUT	t _{PHL} t _{PLH}	15	4	4	4	4	4	4	ns
Switch Turn-off (S or \bar{E})	t _{PHZ} , t _{PLZ}	15	19	19	21	21	18	18	ns
Switch Turn-on (S or \bar{E})	t _{PZH} , t _{PZL}	15	19	23	27	29	18	20	ns
Power Dissipation Capacitance*	C _{PD}	—	50	52	74	76	38	42	pF

*C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L + C_s) V_{CC}^2 f_o$$

f_o = output frequency

f_i = input frequency.

C_L = output load capacitance.

C_s = switch capacitance

V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	V _{EE}	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS	
				HC		HCT		74HC		74HCT		54HC		54HCT			
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, Switch In to Out	t _{PLH} t _{PHL}	0	2	—	60	—	—	—	75	—	—	—	90	—	—	ns	
		0	4.5	—	12	—	12	—	15	—	15	—	18	—	18		
		0	6	—	10	—	—	—	13	—	—	—	15	—	—		
		-4.5	4.5	—	8	—	8	—	10	—	10	—	12	—	12		
Maximum Switch Turn "Off" Delay from S or \bar{E} to Switch Output	4051	0	2	—	225	—	—	—	280	—	—	—	340	—	—	ns	
		0	4.5	—	45	—	45	—	56	—	56	—	68	—	68		
		0	6	—	38	—	—	—	48	—	—	—	57	—	—		
		-4.5	4.5	—	32	—	32	—	40	—	40	—	48	—	48		
	4052	t _{PHZ}	0	2	—	250	—	—	—	315	—	—	—	375	—		—
		t _{PLZ}	0	4.5	—	50	—	50	—	63	—	63	—	75	—		75
		0	6	—	43	—	—	—	54	—	—	—	65	—	—		
		-4.5	4.5	—	38	—	38	—	48	—	48	—	57	—	57		
	4053	0	2	—	210	—	—	—	265	—	—	—	315	—	—		
		0	4.5	—	42	—	44	—	53	—	55	—	63	—	66		
		0	6	—	36	—	—	—	45	—	—	—	54	—	—		
		-4.5	4.5	—	29	—	31	—	36	—	39	—	44	—	47		
Maximum Switch Turn "On" Delay from S or E to Switch Output	4051	0	2	—	225	—	—	—	280	—	—	—	340	—	—	ns	
		0	4.5	—	45	—	55	—	56	—	69	—	68	—	83		
		0	6	—	38	—	—	—	48	—	—	—	57	—	—		
		-4.5	4.5	—	32	—	39	—	40	—	49	—	48	—	59		
	4052	t _{PZL}	0	2	—	325	—	—	—	405	—	—	—	490	—		—
		t _{PZH}	0	4.5	—	65	—	70	—	81	—	68	—	98	—		105
		0	6	—	55	—	—	—	69	—	—	—	83	—	—		
		-4.5	4.5	—	46	—	48	—	58	—	60	—	69	—	72		
	4053	0	2	—	220	—	—	—	275	—	—	—	330	—	—		
		0	4.5	—	44	—	48	—	55	—	60	—	66	—	72		
		0	6	—	37	—	—	—	47	—	—	—	56	—	—		
		-4.5	4.5	—	31	—	34	—	39	—	43	—	47	—	51		
Input (Control) Capacitance	C _i	—	—	—	10	—	10	—	10	—	10	—	10	pF			

**CD54/74HC4051, CD54/74HCT4051
 CD54/74HC4052, CD54/74HCT4052
 CD54/74HC4053, CD54/74HCT4053**


ANALOG CHANNEL CHARACTERISTICS — TYPICAL VALUES AT T_A = 25°C

CHARACTERISTIC	SYMBOL	CONDITIONS	TYPES	V _{EE} (V)	V _{CC} (V)	HC/HCT	UNITS
Switch Input Capacitance	C _I		All			5	pF
Common Capacitance	C _{COM}		4051			25	
			4052			12	
			4053			8	
Minimum Switch Frequency Response @ -3 dB Figs. 11, 13, 15	f _{MAX}	See Fig. 6 Notes 1, 2	4051	-2.25	2.25	145	MHz
			4052			165	
			4053			200	
			4051	-4.5	4.5	180	
			4052			185	
			4053			>200	
Crosstalk Between Any Two Switches Note 4		See Fig. 7 Notes 2, 3	4051	-2.25	2.25	N/A	dB
			4052			(TBE)	
			4053			(TBE)	
			4051	-4.5	4.5	N/A	
			4052			(TBE)	
			4053			(TBE)	
Sine-Wave Distortion		See Fig. 8	All	-2.25	2.25	0.035	%
			All			-4.5	
E or S to Switch Feedthrough Noise		See Fig. 9 Notes 2, 3	4051	-2.25	2.25	(TBE)	mV
			4052			(TBE)	
			4053			(TBE)	
			4051	-4.5	4.5	(TBE)	
			4052			(TBE)	
			4053			(TBE)	
Switch "OFF" Signal Feedthrough Figs. 12, 14, 16		See Fig. 10 Notes 2, 3	4051	-2.25	2.25	-73	dB
			4052			-65	
			4053			-64	
			4051	-4.5	4.5	-75	
			4052			-67	
			4053			-66	

Notes:


1. Adjust input voltage to obtain OdBm @ V_{OS} for f_{in} = 1 MHz.
2. V_{IS} is centered at (V_{CC} - V_{EE})/2.
3. Adjust input for OdBm.
4. Not applicable for HC/HCT4051.

CD54/74HC4051, CD54/74HCT4051 CD54/74HC4052, CD54/74HCT4052 CD54/74HC4053, CD54/74HCT4053




92CS-39354

Fig. 6 - Frequency response test circuit.




92CS-39355

Fig. 7 - Crosstalk between two switches test circuit.




92CS-39356R1

Fig. 8 - Sine wave distortion test circuit.



92CS-39352

Fig. 9 - Control-to-switch feedthrough noise test circuit.



92CS-39353

Fig. 10 - Switch off signal feedthrough.

CD54/74HC4051, CD54/74HCT4051 CD54/74HC4052, CD54/74HCT4052 CD54/74HC4053, CD54/74HCT4053




Fig. 11 - Channel on bandwidth (HC/HCT4051).




Fig. 12 - Channel off feedthrough (HC/HCT4051).




Fig. 13 - Channel on bandwidth (HC/HCT4052).




Fig. 14 - Channel off feedthrough (HC/HCT4052).




Fig. 15 - Channel on bandwidth (HC/HCT4053).




Fig. 16 - Channel off feedthrough (HC/HCT4053).

CD54/74HC4051, CD54/74HCT4051 CD54/74HC4052, CD54/74HCT4052 CD54/74HC4053, CD54/74HCT4053






Fig. 17 - Typical ON resistance vs. input signal voltage.




92CS-36972R4



92CS-39359

HC4051, 4052, 4053



92CS-39360

HCT4051, 4052, 4053

Fig. 18 - Switch propagation delay, turn-on, turn-off times.






Fig. 19 - Switch on/off propagation delay test circuit.



92CS-38835

Fig. 20 - Switch In to Switch Out Propagation delay test circuit.

High-Speed CMOS Logic



CMOS Programmable Divide-by-“N” Counter

Type Features:

- Synchronous programmable ÷ N counter: N = 3 to 9999 or 15999
- Presettable down-counter
- Fully static operation
- Mode-select control of initial decade counting function (÷ 10, 8, 5, 4, 2)
- Master preset initialization
- Latchable ÷ N output

The RCA-CD54/74HC4059 and the CD54/74HCT4059 are high-speed silicon-gate devices that are pin-compatible with the CD4059B devices of the CD4000B series. These devices are divide-by-N down-counters that can be programmed to divide an input frequency by any number “N” from 3 to 15,999. The output signal is a pulse one clock cycle wide occurring at a rate equal to the input frequency divided by N. The down-counter is preset by means of 16 jam inputs.

The three Mode-Select Inputs Ka, Kb, and Kc determine the modulus (“divide-by” number) of the first and last counting sections in accordance with the truth table shown in Table I. Every time the first (fastest) counting section goes through one cycle, it reduces by 1 the number that has been preset (jammed) into the three decades of the intermediate counting section and into the last counting section, which consists of flip-flops that are not needed for operating the first counting section. For example, in the ÷ 2 mode, only one flip-flop is needed in the first counting section. Therefore the last counting section has three flip-flops that can be preset to a maximum count of seven with a place value of thousands. If ÷ 10 is desired for the first section, Ka is set “high”, Kb “high” and Kc “low”. Jam inputs J1, J2, J3, and J4 are used to preset the first counting section and there is no last counting section. The intermediate counting section consists of three cascaded BCD decade (÷ 10) counters presettable by means of Jam Inputs J5 through J16.

The Mode-Select Inputs permit frequency-synthesizer channel separations of 10, 12.5, 20, 25, or 50 parts. These inputs set the maximum value of N at 9999 (when the first counting section divides by 5 or 10) or 15,999 (when the first counting section divides by 8, 4, or 2).

The three decades of the intermediate counter can be preset to a binary 15 instead of a binary 9, while their place values are still 1, 10, and 100, multiplied by the number of the ÷ N mode. For example, in the ÷ 8 mode, the number

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} : @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL} = 0.8 V$ max., $V_{IH} = 2 V$ min.
CMOS input compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}

Applications:

- Communications digital frequency synthesizers: VHF, UHF, FM, AM, etc.
- Fixed or programmable frequency division
- “Time out” timer for consumer-application industrial controls
- Companion Application Note, ICAN-6374, “Application of the CMOS CD4059A Programmable Divide-by-N Counter in FM and Citizens Band Transceiver Digital Tuners”

CD54/74HC4059 CD54/74HCT4059

from which counting down begins can be preset to:

- 3rd decade: 1500
- 2nd decade: 150
- 1st decade: 15

Last counting section 1000

The total of these numbers (2665) times 8 equals 21,320. The first counting section can be preset to 7. Therefore, 21,327 is the maximum possible count in the ÷ 8 mode.

The highest count of the various modes is shown in the column entitled Extended Counter Range of Table I. Control inputs Kb and Kc can be used to initiate and lock the counter in the "master preset" state. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that state as long as Kb and Kc both remain low. The counter begins to count down from the preset state when a counting mode other than the master preset mode is selected.

The counter should always be put in the master preset mode before the ÷ 5 mode is selected. Whenever the master preset mode is used, control signals Kb = "low" and Kc = "low" must be applied for at least 3 full clock pulses.


After the Master Preset Mode inputs have been changed to one of the ÷ modes, the next positive-going clock transition changes an internal flip-flop so that the countdown can begin at the second positive-going clock transition. Thus, after an MP (Master Preset) mode, there is always one extra count before the output goes high. Fig. 1 illustrates a total count of 3 (÷ 8 mode). If the Master Preset mode is started two clock cycles or less before an output pulse, the output pulse will appear at the time due. If the Master Preset Mode is not used, the counter jumps back to the "Jam" count when the output pulse appears.

A "high" on the Latch Enable input will cause the counter output to remain high once an output pulse occurs, and to remain in the high state until the latch input returns to "low". If the Latch Enable is "low", the output pulse will remain high for only 1 cycle of the clock-input signal.

The CD54HC4059 and CD54HCT4059 are supplied in 24-lead dual-in-line frit-seal ceramic packages (F suffix). The CD74HC4059 and CD74HCT4059 are supplied in 24-lead dual-in-line, narrow-body plastic packages (EN suffix), in 24-lead dual-in-line, wide-body plastic packages (E suffix), and in 24-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Table I

Mode Select Input			First Counting Section			Last Counting Section			Counter Range	
									Design	Extended
Ka	Kb	Kc	Mode	Can be preset to a max. of:	Jam* inputs used:	Mode	Can be preset to a max. of:	Jam* inputs used:	Max.	Max.
			H	H	H	2	1	J1	8	7
L	H	H	4	3	J1,J2	4	3	J3,J4	15,999	18,663
H	L	H	5#	4	J1,J2,J3	2	1	J4	9,999	13,329
L	H	H	8	7	J1,J2,J3	2	1	J4	15,999	21,327
H	H	L	10	9	J1,J2,J3,J4	1	0	—	9,999	16,659
X	L	L	Master Preset			Master Preset			—	—



TERMINAL ASSIGNMENT

- X = Don't Care
- *J1 = Least significant bit.
- J4 = Most significant bit.
- #Operation in the ÷ 5 mode (1st counting section) requires going through the Master Preset mode prior to going into the ÷ 5 mode. At power turn-on, Kc must be "low" for a period of 3 input clock pulses after Vcc reaches a minimum of 3 volts.

CD54/74HC4059 CD54/74HCT4059

How to Preset the CD54/74HC/HCT4059 to Desired ÷ N

The value N is determined as follows:

$$N = (\text{MODE}^*) (1000 \times \text{Decade 5 Preset} + 100 \times \text{Decade 4 Preset} + 10 \times \text{Decade 3 Preset} + 1 \times \text{Decade 2 Preset}) + \text{Decade 1 Preset} \quad (1)$$

*MODE = First counting section divider (10, 8, 5, 4, or 2)


To calculate preset values for any N count, divide the N count by the Mode. The resultant is the corresponding preset values of the 5th through 2nd decade with the remainder being equal to the 1st decade value.

$$\text{Preset Value} = \frac{N}{\text{Mode}} \quad (2)$$


Example:

N = 8479, Mode = 5

Mode Select = 5
Ka Kb Kc
H L H




Program Jam Inputs (BCD)



To verify the results, use Equation 1:

$$N = 5 (1000 \times 1 + 100 \times 6 + 10 \times 9 + 1 \times 5) + 4$$

$$N = 8479$$



92CM-22213R1

Fig. 1 - Functional block diagram.

CD54/74HC4059

CD54/74HCT4059

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{cc}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{cc} +0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{cc} +0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{cc} +0.5 V)	±25 mA
DC V _{cc} OR GROUND CURRENT (I _{cc})	±50 mA
POWER DISSIPATION PER PACKAGE (P _o):	
For T _A = -40 to +60° C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100° C (PACKAGE TYPE F,H)	500 mW
For T _A = +100 to +125° C (PACKAGE TYPE F,H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70° C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125° C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F,H	-55 to +125° C
PACKAGE TYPE E,M	-40 to +85° C
STORAGE TEMPERATURE (T _{stg})	-65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	+300° C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V _i , V _o	0	V _{cc}	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t _r , t _f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC4059 CD54/74HCT4059

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4059/CD54HC4059										CD74HCT4059/CD54HCT4059										UNITS									
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS			74HCT/54HCT TYPES			74HCT TYPES			54HCT TYPES								
	V _I V	I _O mA	V _{CC} V	+25° C						-40/ +85° C			-55/ +125° C			V _I V	V _{CC} V	+25° C						-40/ +85° C			-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min			Typ	Max	Min		Max	Min	Max	Min	Max				
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	—	—	—	—	4.5	to	2	—	—	2	—	2	—	—	V			
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	—	—	—	—	5.5													
			6	4.2	—	—	4.2	—	4.2	—	—	—	—	—	—	—														
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	—	—	—	—	4.5	to	—	—	0.8	—	0.8	—	0.8	—	—	V		
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	—	—	—	—	5.5													
			6	—	—	1.8	—	1.8	—	1.8	—	—	—	—	—	—														
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	—	—	—	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	—	V		
CMOS Loads			6	5.9	—	—	5.9	—	5.9	—	—	—	—	—	—															
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	—	—	—	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	—	V			
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	—	—	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	—	V		
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—	—	—	—																
			6	—	—	0.1	—	0.1	—	0.1	—	—	—	—																
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	—	—	—	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	—	—	—	V			
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	—	—	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	—	—	μA			
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	—	—	—	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	—	—	—	μA			
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *														V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	—	—	—	μA			

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
All J Inputs	0.5
CP	0.65
LE	1.65
Ka	1
Kb	1.5
Kc	0.85

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC4059 CD54/74HCT4059

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{ C}$, Input $t_i, t_r=6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL VALUES		UNITS
		HC	HCT	
Propagation Delay: CP to Q LE to Q	15	17	19	ns
		14	19	
CP Frequency	15	54	50	MHz
Power Dissipation Capacitance*	—	36	36	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$$

where f_i = input frequency
 f_o = output frequency
 C_L = output load capacitance
 V_{CC} = supply voltage.



PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS V_{CC} (V)	LIMITS										UNITS				
		25° C				-40° C to +85° C				-55° C to +125° C						
		HC		HCT		74HC		74HCT		54HC			54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
Pulse Width CP	t_w	2	90	—	—	—	—	115	—	—	—	—	135	—	—	ns
		4.5	18	—	20	—	—	23	—	25	—	—	27	—	30	
		6	15	—	—	—	—	20	—	—	—	—	23	—	—	
Setup Time Kb, Kc to CP	t_{su}	2	75	—	—	—	—	95	—	—	—	—	110	—	—	ns
		4.5	15	—	15	—	—	19	—	19	—	—	22	—	—	
		6	13	—	—	—	—	16	—	—	—	—	19	—	—	
CP Frequency	f_{MAX}	2	5	—	—	—	—	4	—	—	—	—	4	—	—	MHz
		4.5	27	—	25	—	—	22	—	20	—	—	18	—	17	
		6	32	—	—	—	—	26	—	—	—	—	21	—	—	

CD54/74HC4059 CD54/74HCT4059

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r, t_f=6 ns)

CHARACTERISTIC	V _{CC} (V)	LIMITS										UNITS			
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC			54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.	
Propagation Delay	t _{PLH}	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
	t _{PHL}	4.5	—	40	—	46	—	50	—	58	—	60	—	69	
	CP to Q	6	—	34	—	—	—	43	—	—	—	51	—	—	
LE to Q	2	—	175	—	—	—	220	—	—	—	265	—	—		
	4.5	—	35	—	46	—	44	—	58	—	53	—	69		
	6	—	30	—	—	—	37	—	—	—	45	—	—		
Output Transition Time	t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	
	t _{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	6	—	13	—	—	—	16	—	—	—	19	—	—		
Input Capacitance	C _i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF




92CS-40494

	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _s	50% V _{CC}	1.3 V

Fig. 2 - Transition times, propagation delay times, and setup times.

CD54/74HC4060 CD54/74HCT4060

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

14-Stage Binary Counter with Oscillator

Type Features:

- Onboard oscillator
- Common reset
- Negative edge clocking
- Typical $f_{MAX} = 50 \text{ MHz} @ V_{CC} = 5 \text{ V}, C_L = 15 \text{ pF}, T_A = 25^\circ \text{ C}$

The RCA-CD54/74HC4060 and CD54/74HCT4060 each consists of an oscillator section and 14 ripple-carry binary counter stages. The oscillator configuration allows design of either RC or crystal oscillator circuits. A Master Reset input is provided which resets the counter to the all-0's state and disables the oscillator. A high level on the MR line accomplishes the reset function. All counter stages are master-slave flip-flops. The state of the counter is advanced one step in binary order on the negative transition of ϕ_1 (and ϕ_0). All inputs and outputs are buffered. Schmitt trigger action on the input-pulse line permits unlimited rise and fall times.

In order to achieve a symmetrical waveform in the oscillator section the HCT4060 input pulse switchpoints are the same as in the HC4060; only the MR input in the HCT4060 has TTL switching levels.

The CD54HC4060 and CD54HCT4060 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4060 and CD74HCT4060 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ \text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%, N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}, V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1 \mu\text{A} @ V_{OL}, V_{OH}$




Fig. 1 - Logic block diagram.

CD54/74HC4060 CD54/74HCT4060




Fig. 2 - Flip-flop detail.

TRUTH TABLE

ϕ I	MR	OUTPUT STATE
	L	No Change
	L	Advance to Next State
X	H	All Outputs are Low

H = high level (steady state)
L = low level (steady state)
X = don't care

MAXIMUM RATINGS, Absolute-Maximum Values:

- DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to +7 V
- DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA
- DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA
- DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mA
- DC V_{CC} OR GROUND CURRENT, (I_{CC}) ± 50 mA
- POWER DISSIPATION PER PACKAGE (P_D):
 - For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) 500 mW
 - For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
 - For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H) 500 mW
 - For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
 - For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW
 - For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
- OPERATING-TEMPERATURE RANGE (T_A):
 - PACKAGE TYPE F, H -55 to $+125^\circ$ C
 - PACKAGE TYPE E, M -40 to $+85^\circ$ C
- STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ$ C
- LEAD TEMPERATURE (DURING SOLDERING):
 - At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C
 - Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC4060

CD54/74HCT4060

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4060, CD54HC4060										CD74HCT4060, CD54HCT4060										UNITS
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—		
			6	4.2	—	—	4.2	—	4.2	—	—	5.5									
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5									
High-Level Output Voltage Q Outputs CMOS Loads V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} ** or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V	
High-Level Output Voltage Q Outputs TTL Loads V _{OH}	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} ** or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V	
Low-Level Output Voltage Q Outputs CMOS Loads V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} ** or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V	
Low-Level Output Voltage Q Outputs TTL Loads V _{OL}	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} ** or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V	

**For Pin 11 V_{IH}=3.15 V, V_{IL}=0.9 V.

CD54/74HC4060 CD54/74HCT4060

STATIC ELECTRICAL CHARACTERISTICS (Cont'd)

CHARACTERISTIC	CD74HC4060, CD54HC4060										CD74HCT4060, CD54HCT4060								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Typ	Max	Min	Max	Min		Max		
High-Level Output Voltage V _{OH} φ _O Output (Pin 10) CMOS Loads	V _{CC} or Gnd	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{CC} or Gnd	4.5	4.4	—	—	4.4	—	4.4	—	V		
			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
High-Level Output Voltage V _{OH} φ _O Output (Pin 10) TTL Loads	V _{CC} or Gnd	-2.6 -3.3	4.5	3.98	—	—	3.84	—	3.7	—	V _{CC} or Gnd	4.5	3.98	—	—	3.84	—	3.7	—	V		
			6	5.48	—	—	5.34	—	5.2	—												
Low-Level Output Voltage V _{OL} φ _O Output (Pin 10) CMOS Loads	V _{CC} or Gnd	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{CC} or Gnd	4.5	—	—	0.1	—	0.1	—	0.1	—	V	
			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
Low-Level Output Voltage V _{OL} φ _O Output (Pin 10) TTL Loads	V _{CC} or Gnd	2.6 3.3	4.5	—	—	0.26	—	0.33	—	0.4	V _{CC} or Gnd	4.5	—	—	0.26	—	0.33	—	0.4	—	V	
			6	—	—	0.26	—	0.33	—	0.4												
High-Level Output Voltage V _{OH} φ _O Output (Pin 9) TTL Loads	V _{IL} or V _{IH}	-3.2 -4.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} ** or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V		
			6	5.48	—	—	5.34	—	5.2	—												
Low-Level Output Voltage V _{OL} φ _O Output (Pin 9) TTL Loads	V _{IL} or V _{IH}	3.2 4.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} ** or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	V	
			6	—	—	0.26	—	0.33	—	0.4												
Input Leakage Current I _i	V _{CC} or Gnd	6	—	—	±0.1	—	±1	—	±1	Any Voltage between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA		
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1 to 5.5	4.5 to 5.5	—	100	360	—	450	—	490	—	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.


**Pin II V_{IL} = 0.9V, V_{IH} = 3.15V

◇ Limits not valid when pin 12 (instead of pin 11) is used as control input.

HCT INPUT LOADING

INPUT	UNIT LOADS*
MR	0.35

*Unit load is Δ I_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.



92CS 3854

TERMINAL ASSIGNMENT

CD54/74HC4060 CD54/74HCT4060

SWITCHING CHARACTERISTICS (V_{CC}=5 V, T_A=25°C, Input t_r, t_f=6 ns)

CHARACTERISTIC	C _L pF	Typical		UNITS	
		HC	HCT		
Propagation Delay ϕ_1 to Q ₄	t _{PLH} t _{PHL}	15	25	25	ns
Propagation Delay Q _n to Q _{n+1}	t _{PLH} t _{PHL}	15	6	6	ns
Propagation Delay MR to Q _n Output	t _{PHL}	15	14	17	ns
Propagation Dissipation Capacitance*	C _{PD}	—	40	40	pF

C_{PD} is used to determine the dynamic power consumption, per package.

PD = C_{PD} V_{CC}² f_i + Σ (C_L V_{CC}² f_i/M) where:

M = 2¹, 2², 2³...2ⁿ

C_L = output load capacitance

f_i = input frequency

Prerequisite for Switching Function

CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Input Pulse Frequency	t _{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
		4.5	30	—	30	—	25	—	25	—	20	—	20	—	
		6	35	—	—	—	29	—	—	—	23	—	—	—	
Input Pulse Width (Figure 4)	t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Reset Removal Time (Figure 5)	t _{REM}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	26	—	25	—	33	—	30	—	39	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
Reset Pulse Width (Figure 5)	t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	25	—	20	—	31	—	24	—	38	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay ϕ_1 to Q ₄ (Figure 4)	t _{PLH}	2	—	300	—	—	—	375	—	—	—	450	—	—	ns
	t _{PHL}	4.5	—	60	—	66	—	75	—	83	—	90	—	100	
	—	6	—	51	—	—	—	64	—	—	—	78	—	—	
Propagation Delay Q _n to Q _{n+1} (Figure 4)	t _{PLH}	2	—	80	—	—	—	100	—	—	—	120	—	—	ns
	t _{PHL}	4.5	—	16	—	16	—	20	—	20	—	24	—	24	
	—	6	—	14	—	—	—	17	—	—	—	20	—	—	
Propagation Delay MR to Q _n (Figure 5)	t _{PHL}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	—	4.5	—	35	—	44	—	44	—	55	—	53	—	66	
	—	6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Transition Time (Figure 4)	t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t _{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	—	6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _I *														


*TBD

CD54/74HC4060 CD54/74HCT4060

TYPICAL LIMIT VALUES FOR R_x AND C_x

CHARACTERISTIC	TEST CONDITIONS	VOLTAGE	TYPICAL MAXIMUM LIMITS
R_x Min.	$C_x > 1000$ pF	2	1 K Ω
	$C_x > 10$ pF	4.5	
	$C_x > 10$ pF	6	
R_x Max.	$C_x > 10$ pF	2	20 M Ω
	$C_x > 10$ pF	4.5	
	$C_x > 10$ pF	6	
C_x Min.	$R_x > 10$ K Ω	2	10 pF
	$R_x > 10$ K Ω	4.5	
	$R_x > 10$ K Ω	6	
	$R_x = 1$ K Ω	2	1000 pF
	$R_x = 1$ K Ω	4.5	10 pF
	$R_x = 1$ K Ω	6	10 pF
Maximum Astable Oscillator Frequency	$C_x = 1000$ pF, $R_x = 1$ K Ω	2	0.5 MHz*
	$C_x = 100$ pF, $R_x = 1$ K Ω	4.5	3 MHz*
	$C_x = 100$ pF, $R_x = 1$ K Ω	6	3 MHz*

*At very high frequencies $f = 1/2.2 R_x C_x$ no longer gives an accurate approximation.



OSC FREQUENCY $\approx 1/2.2 R_x C_x$

FOR $1 \text{ M}\Omega > R_x > 1 \text{ K}\Omega$,

$C_x > 10 \text{ pF}$, $f < 1 \text{ MHz}$

Fig. 3 - Frequency of on-board oscillator as a function of C_x and R_x .




Fig. 5 - Master Reset pre-requisite and propagation delays.





Fig. 4 - Input pulse pre-requisite times, propagation delays and output transition times for both HC and HCT types.

	54/74HC	54/74HCT
MR Input Level	VCC	3 V
Switching Voltage, V_S	50% VCC	1.3 V

CD54/74HC4066 CD54/74HCT4066

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Quad Bilateral Switch

Type Features:

- Wide analog-input-voltage range: 0-10 V
- Low "ON" resistance: 25 Ω @ V_{CC} = 4.5 V
15 Ω @ V_{CC} = 9 V
- Fast switching and propagation delay times
- Low "OFF" leakage current

The RCA CD54/74 HC/HCT4066 contains four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These switches feature the characteristic linear "ON"-resistance of the metal-gate CD4066B. Each switch is turned on by a high-level voltage on its control input.

The CD54HC4066 and CD54HCT4066 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4066 and CD74HCT4066 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Alternate Source: Philips/Signetics
- Wide operating temperature range:
CD74HC/HCT: -40 to +85° C
- CD54HC/CD74HC types:
2 V to 10 V operation
High noise immunity:
N_{IL} = 30%, N_{IH} = 30% of V_{CC}; @ V_{CC} = 5 V & 10 V
- CD54HCT/CD74HCT types:
Direct LSTTL input logic compatibility
V_{IL} = 0.8 V Max., V_{IH} = 2 V Min.
CMOS input compatibility
I_I ≤ 1 μA @ V_{OL}, V_{OH}




Fig. 1 - Logic diagram (one switch).

TRUTH TABLE

INPUT nE	SWITCH
L	off
H	on


H = HIGH Level
L = LOW Level

CD54/74HC4066 CD54/74HCT4066

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	
HCT Types	-0.5 to +7 V
HC Types	-0.5 to +10.5 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_I < -0.5$ V OR $V_I > V_{CC} + 0.5$ V)	± 20 mA
DC SWITCH DIODE CURRENT, I_{OK} (FOR $V_O < -0.5$ V OR $V_O > V_{CC} + 0.5$ V)	± 20 mA
• DC SWITCH CURRENT, I_o , (FOR $V_I > -0.5$ V OR $V_I < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$

- In certain applications, the external load-resistor current may include both V_{CC} and signal-line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, (terminals 1, 4, 8 and 11) the voltage drop across the bidirectional switch must not exceed 0.6 volt (calculated from R_{on} values shown in the Electrical Characteristics Chart). No V_{CC} current will flow through R_L if the switch current flows into terminals 2, 3, 9 and 10.



TERMINAL ASSIGNMENT

CD54/74HC4066

CD54/74HCT4066

RECOMMENDED OPERATING CONDITIONS: For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package-Temperature Range) V_{CC} .* CD54/74HC Types CD54/74HCT Types	2 4.5	10 5.5	V
DC Input Voltage, V_C , and Analog Switch Voltage, $V_{I/O}$	0	V_{CC}	
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall Times t_r , t_f (Control Inputs) at 2 V at 4.5 V at 9 V	0 0 0	1000 500 250	ns

*Unless otherwise specified, all voltages are referenced to Ground.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4066/CD54HC4066										CD74HCT4066/CD74HCT4066										UNITS					
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS			74HCT/54HCT TYPES			74HCT TYPES			54HCT TYPES				
	CON-TROL	SW-ITCH	V_{CC}	+25°C			-40/+85°C			-55/+125°C			CON-TROL	SW-ITCH	V_{CC}	+25°C			-40/+85°C			-55/+125°C				
	V_i	V_{is}	V	Min	Typ	Max	Min	Max	Min	Max	Min	Max	V	V_i	V_{is}	V	Min	Typ	Max	Min		Max	Min	Max	Min	Max
High-Level Input Voltage V_{IH}	—	—		2	1.5	—	—	1.5	—	1.5	—		—	—	4.5	2	—	—	2	—	2	—	—		V	
				4.5	3.15	—	—	3.15	—	3.15	—				5.5											
				9	6.3	—	—	6.3	—	6.3	—															
Low-Level Input Voltage V_{IL}	—	—		2	—	—	0.5	—	0.5	—	0.5		—	—	4.5	—	—	0.8	—	0.8	—	—	0.8		V	
				4.5	—	—	1.35	—	1.35	—	1.35				5.5	—	—		—		—					
				9	—	—	2.7	—	2.7	—	2.7															
Input Leakage Current (Any Control) I_{IL}	V_{CC} or Gnd	—	10	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V_{CC} & Gnd	—	5.5	—	—	±0.1	—	±1	—	±1	—	±1		µA	
Off-Switch Leakage Current I_z	V_{IL}	V_{CC} or Gnd	10	—	—	±0.1	—	±1	—	±1	—	V_{IL}	V_{CC} or Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1		µA	
"On" Resistance R_{on} (Fig. 2)	V_{CC}	V_{CC} or Gnd	4.5	—	25	80	—	106	—	128		V_{CC}	V_{CC} or Gnd	4.5	—	25	80	—	106	—	128				Ω	
				6	—	20	75	—	94	—	113															
				9	—	15	60	—	78	—	95															
	V_{CC}	V_{CC} to Gnd	4.5	—	35	95	—	118	—	142		V_{CC}	V_{CC} to Gnd	4.5	—	35	95	—	118	—	142					Ω
				6	—	24	84	—	105	—	126															
				9	—	16	70	—	88	—	105															
"On" Resistance Between Any Two Switches ΔR_{on}	V_{CC}	—	4.5	—	1	—	—	—	—	—		V_{CC}	—	4.5	—	1	—	—	—	—	—	—	—			
				6	—	0.75	—	—	—	—																
				9	—	0.5	—	—	—	—																
Quiescent Device Current I_{CC}	V_{CC} or Gnd	—	6	—	—	2	—	20	—	40		V_{CC} or Gnd	—	5.5	—	—	2	—	20	—	40				µA	
				10	—	—	16	—	160	—	320															
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI_{CC}^*	—	—	—	—	—	—	—	—	—	—		$V_{CC}-2.1$	—	4.5 to 5.5	—	100	360	—	450	—	490				µA	

* For dual-supply systems theoretical worst case ($V_i = 2.4$ V, $V_{CC} = 5.5$ V) specification is 1.8 mA.

CD54/74HC4066 CD54/74HCT4066

HCT Input Loading Table

Input	Unit Loads *
All	1

* Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μ A max. @ 25° C.

SWITCHING CHARACTERISTICS ($V_{CC} = 5$ V, $T_A = 25^\circ$ C, Input $t_r = 6$ ns)

CHARACTERISTIC		C_L pF	TYPICAL		UNITS
			HC	HCT	
Propagation Delay Time:	t_{PHL}	15	4	4	ns
	Switch In to Out				
	Switch Turn Off	t_{PHZ}, t_{PLZ}	12	14	
	Switch Turn On	t_{PZH}, t_{PZL}	8	9	
Power Dissipation Capacitance*	C_{PD}	—	25	38	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L + C_s) V_{CC}^2 f_o$ where: f_i = input frequency f_o = output frequency
 C_L = load capacitance C_s = switch capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r = 6$ ns)

CHARACTERISTIC		V_{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS	
			HC		HCT		74HC		74HCT		54HC		54HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay Time	t_{PLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns	
	Switch In to Out	t_{PHL}	4.5	—	12	—	12	—	15	—	15	—	18	—		18
			9	—	8	—	—	—	11	—	—	—	13	—		—
Switch Turn On Delay	t_{PZH}	2	—	100	—	—	—	125	—	—	—	150	—	—		ns
		t_{PZL}	4.5	—	20	—	24	—	25	—	30	—	30	—		
		9	—	12	—	—	—	15	—	—	—	18	—	—		
Switch Turn Off Delay	t_{PHZ}, t_{PLZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns	
		4.5	—	30	—	35	—	38	—	44	—	45	—	53		
		9	—	24	—	—	—	30	—	—	—	36	—	—		
Input (Control) Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10		pF

CD54/74HC4066 CD54/74HCT4066

ANALOG CHANNEL CHARACTERISTICS - Typical Values at $T_C = 25^\circ\text{C}$

CHARACTERISTIC	TEST CONDITIONS	V_{CC} V	HC	HCT	UNITS	
Switch Frequency Response Bandwidth at -3 dB (Fig. 12)	Fig. 3 Notes 1 & 2	4.5	200	200	MHz	
Cross Talk Between Any Two Switches (Fig. 13)	Fig. 4 Notes 2 & 3	4.5	-72	-72	dB	
Total Harmonic Distortion	1 KHz, Fig. 5	$V_{IS} = 4\text{ Vpp}$	4.5	0.022	0.023	%
		$V_{IS} = 8\text{ Vpp}$	9	0.008	N/A	
Control to Switch Feedthrough Noise	Fig. 6	4.5	TBE	TBE	mV	
		9	TBE	TBE		
Switch "OFF" Signal Feedthrough (Fig. 13)	Fig. 7 Notes 2 & 3	4.5	-72	-72	dB	
Switch Input Capacitance C_s	—	—	5	5	pF	

Notes: 1. Adjust input level for 0 dBm at output, $f = 1\text{ MHz}$.

2. V_{IS} is centered at $V_{CC}/2$.

3. Adjust input for 0 dBm at V_{IS} .




Fig. 2 - Typical "ON" resistance vs. input signal voltage.

ANALOG TEST CIRCUITS




Fig. 3 - Frequency response test circuit.




Fig. 5 - Total harmonic distortion test circuit.




Fig. 6 - Control-to-switch feedthrough noise test circuit.




Fig. 4 - Crosstalk between two switches test circuit.




Fig. 7 - Switch off signal feedthrough.

CD54/74HC4066 CD54/74HCT4066




Fig. 8 - Switch propagation - delay times waveforms.




Fig. 9 - Switch turn-on and turn-off propagation delay times waveforms.

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V




Fig. 10 - Switch on/off propagation delay time test circuit.




Fig. 11 - Switch-in to switch-out propagation delay time test circuit.




Fig. 12 - Switch frequency response, $V_{CC} = 4.5$ V.





Fig. 13 - Switch-off signal feedthrough and crosstalk vs. frequency, $V_{CC} = 4.5$ V.

CD54/74HC4067 CD54/74HCT4067

Advance Information/
Preliminary Data

High-Speed CMOS Logic



16-Channel Analog Multiplexer/Demultiplexer

Type Features:

- Wide analog input voltage range:
- Low "on" resistance:
70 Ω typ ($V_{CC} = 4.5V$)
60 Ω typ ($V_{CC} = 6V$)
- Fast switching and propagation speeds
- "Break-before-make" switching: (6 ns typ @ 4.5V)
- Available in both narrow and wide-body plastic packages

The RCA-CD54/74HC/HCT4067 are digitally controlled analog switches which utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These analog multiplexers/demultiplexers control analog voltages that may vary across the voltage supply range. They are bidirectional switches thus allowing any analog input to be used as an output and visa-versa. The switches have low "on" resistance and low "off" leakages. In addition, these devices have an enable control which when high will disable all switches to their "off" state.

The CD54HC4067 and CD54HCT4067 are supplied in 24-lead dual-in-line frit-seal ceramic packages (F suffix). The CD74HC4067 and CD74HCT4067 are supplied in 24-lead dual-in-line, narrow-body plastic packages (EN suffix), in 24-lead dual-in-line, wide-body plastic packages (E suffix), and in 24-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54/74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD54/74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_{L1} \leq 1 \mu A$ @ V_{OL} , V_{OH}




Fig. 1 - Functional diagram.

TRUTH TABLE

S0	S1	S2	S3	E	Selected Channel
X	X	X	X	1	None
0	0	0	0	0	0
1	0	0	0	0	1
0	1	0	0	0	2
1	1	0	0	0	3
0	0	1	0	0	4
1	0	1	0	0	5
0	1	1	0	0	6
1	1	1	0	0	7
0	0	0	1	0	8
1	0	0	1	0	9
0	1	0	1	0	10
1	1	0	1	0	11
0	0	1	1	0	12
1	0	1	1	0	13
0	1	1	1	0	14
1	1	1	1	0	15

1 = High Level
0 = Low Level
X = Don't Care.

CD54/74HC4067 CD54/74HCT4067

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{STG})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{IN}, V_{OUT}	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	$^\circ$ C
Input Rise and Fall Times t_r, t_f (Control Inputs)			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC4067 CD54/74HCT4067

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC/CD54HC4067										CD74HCT/CD54HCT4067										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE			
	LOGIC V_i V	SWITCH V_{IS} V	V_{CC} V	+25°C			-40/ +85°C		-55/ +125°C			LOGIC V_i V	SWITCH V_{IS} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V_{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	2	—	—	2	—	2	—	—		
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	—	—	—	—	—	—	—	—		
			6	4.2	—	—	4.2	—	4.2	—	—	—	—	—	—	—	—	—	—	—		
Low-Level Input Voltage V_{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	—	—	—	0.8	—	0.8	—	0.8		
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	—	—	—	—	—	—	—	—		
			6	—	—	1.8	—	1.8	—	1.8	—	—	—	—	—	—	—	—	—	—		
Maximum "On" Resistance R_{ON} $I_o = 1mA$	V_{CC} or Gnd	V_{CC} or Gnd	4.5	—	70	160	—	200	—	240	V_{CC} or Gnd	V_{CC} or Gnd	—	70	160	—	200	—	240	—		
			6	—	60	140	—	175	—	210			—	—	—	—	—	—	—	—		
	V_{CC} to Gnd	V_{CC} to Gnd	4.5	—	90	180	—	225	—	270	V_{CC} to Gnd	V_{CC} to Gnd	—	90	180	—	225	—	270	—		
			6	—	80	160	—	200	—	240			—	—	—	—	—	—	—	—		
Maximum "On" resistance between any two switches ΔR_{ON}	—	—	4.5	—	10	—	—	—	—	—	—	—	—	10	—	—	—	—	—	—		
	—	—	6	—	8.5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		
Switch "Off" Leakage Current 16 Channels I_{LZ}	$\bar{E} = V_{CC}$	V_{CC} or Gnd	6	—	—	± 0.8	—	± 8	—	± 8	$\bar{E} = V_{CC}$	V_{CC} or Gnd	—	—	± 0.8	—	± 8	—	± 8	—		
Logic Input Leakage Current I_i	V_{CC} or Gnd	—	6	—	—	± 0.1	—	± 1	—	± 1	**	—	—	—	± 0.1	—	± 1	—	± 1	—		
Quiescent Device Current $I_o = 0mA$ I_{CC}	V_{CC} or Gnd	—	6	—	—	8	—	80	—	160	V_{CC} or Gnd	—	—	—	8	—	80	—	160	—		
Additional Quiescent Device Current per input pin: 1 unit load ΔI_{CC}^*	—	—	—	—	—	—	—	—	—	—	$V_{CC} - 2.1$	—	—	100	360	—	450	—	490	—		

*For dual-supply systems theoretical worst case ($V_i = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8 mA.

**Any Voltage Between V_{CC} & Gnd.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS*
$S_0 - S_3$	0.5
\bar{E}	0.3

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4067 CD54/74HCT4067

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r = 6 ns)

CHARACTERISTIC	CL (pF)	TYPICAL		UNITS
		HC	HCT	
Propagation Delay Time: Switch In to Switch Out	t _{PLH} , t _{PHL}	15	6	ns
Switch Turn Off Ē to Out	t _{PZL} , t _{PHZ}	15	23	
Sn to Out	t _{PZL} , t _{PHZ}		21	
Switch Turn On Ē to Out	t _{PZL} , t _{PZH}	15	23	
Sn to Out	t _{PZL} , t _{PZH}		25	
Power Dissipation Capacitance*	C _{PD}	—	93	

*C_{PD} is used to determine the dynamic power consumption, per package.

$P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L + C_S) V_{CC}^2 f_o$ where: f_i = input frequency f_o = output frequency
 C_L = load capacitance C_S = switch capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r = 6 ns)

CHARACTERISTIC	V _{CC} V	25°C				-40°C to +85°C				-55°C to +125°C				UNITS	
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay Time	t _{PLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
Switch In to Out	t _{PHL}	4.5	—	15	—	—	15	—	19	—	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Switch Turn-On Ē to Out	t _{PZL}	2	—	275	—	—	—	345	—	—	—	415	—	—	
		4.5	—	55	—	60	—	69	—	75	—	83	—	90	
	t _{PZH}	6	—	47	—	—	—	59	—	—	—	71	—	—	
Sn to Out		2	—	300	—	—	—	375	—	—	—	450	—	—	
		4.5	—	60	—	60	—	75	—	75	—	90	—	90	
		6	—	51	—	—	—	64	—	—	—	76	—	—	
Switch Turn-Off Ē to Out	t _{PLZ}	2	—	275	—	—	—	345	—	—	—	415	—	—	
		4.5	—	55	—	55	—	69	—	69	—	83	—	83	
		6	—	47	—	—	—	59	—	—	—	71	—	—	
Sn to Out	t _{PHZ}	2	—	290	—	—	—	365	—	—	—	435	—	—	
		4.5	—	58	—	58	—	73	—	73	—	87	—	87	
		6	—	49	—	—	—	62	—	—	—	74	—	—	
Input (Control) Capacitance	C _i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF

ANALOG CHANNEL CHARACTERISTICS — Typical Values at T_A = 25°C

CHARACTERISTICS	TEST CONDITION	V _{CC} V	HC/HCT	UNITS
Switch Frequency Response at -3 dB (Fig. 12)	Fig. 3 Notes 1 & 2	4.5	89	MHz
Sine Wave Distortion	Fig. 4	4.5	0.051	%
Feedthrough Noise: Ē to Switch	Fig. 5 Notes 2 & 3	4.5	TBE	mV
S to Switch			TBE	
Switch "OFF" Signal Feedthrough (Fig. 13)	Fig. 6	4.5	-75	dB
Switch Input Capacitance	C _S	—	5	pF
Common Capacitance	C _{COM}	—	50	

NOTES: 1. Adjust input level for 0 dBm at output, f = 1 kHz.

2. V_{IS} is centered at V_{CC}/2.

3. Adjust input for 0 dBm. at V_{IS}

CD54/74HC4067 CD54/74HCT4067




Fig. 2 - Typical "ON" resistance versus input signal voltage.




Fig. 3 - Frequency response test circuit.




Fig. 4 - Sine wave distortion test circuit.




Fig. 5 - Control-to-switch feedthrough noise test circuit.





Fig. 6 - Switch off signal feedthrough test circuit.



92CS-39914

Fig. 7 - Switch propagation-delay times wave forms.




Fig. 8 - Switch turn-on and turn-off propagation delay times waveforms, for HC types.

CD54/74HC4067 CD54/74HCT4067




Fig. 9 - Switch turn-on and turn-off propagation delay times waveforms for HCT Types.




Fig. 10 - Switch on/off propagation delay time test circuit.




Fig. 11 - Switch In to Switch Out Propagation delay time test circuit.




Fig. 12 - Typical switch frequency response.





Fig. 13 - Typical switch-off signal feed through vs. frequency.

CD54/74HC4075 CD54/74HCT4075

High-Speed CMOS Logic



92CS-39814
FUNCTIONAL DIAGRAM

Triple 3-Input OR Gate

Type Features:


- Buffered inputs
- Typical CD54/74HC4075 Propagation Delay = 8ns
@ $V_{CC} = 5V, C_L = 15pF, T_A = 25^\circ C$

The RCA-CD54/74HC4075 and CD54/74HCT4075 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The CD54/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC4075 and CD54HCT4075 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4075 and CD74HCT4075 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard Outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide Operating temperature range:
CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High noise immunity: $N_{IL} = 30\%, N_{IH} = 30\%$ of V_{CC} ;
@ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL input logic compatibility
 $V_{IL} = 0.8 V$ max., $V_{IH} = 2 V$ Min.
CMOS input compatibility
 $I_I \leq 1 \mu A$ @ V_{OL}, V_{OH}



92CS-39 812
LOGIC DIAGRAM

TRUTH TABLE

nA	nB	nC	nY
L	L	L	L
H	X	X	H
X	H	X	H
X	X	H	H

L = Low voltage Level
H = High voltage Level
X = Don't Care

CD54/74HC4075 CD54/74HCT4075

MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE, (V_{CC}):		
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):		
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):		
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)		
with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.



92CS-39813

TERMINAL ASSIGNMENT

CD54/74HC4075 CD54/74HCT4075

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4075/CD54HC4075										CD74HCT4075/CD54HCT4075										UNITS	
	TEST CONDITIONS		74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE				
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min	Max	Min		Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—		V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Grid	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	V _{CC} or Gnd	5.5	—	—	2	—	20	—	40	—	40	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS*
All	1.6

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @25° C.

CD54/74HC4075 CD54/74HCT4075


SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC		CL (pF)	TYPICAL		UNITS
			HC	HCT	
Propagation Delay, Data Input to Output Y (Fig. 1)	t_{PLH}, t_{PHL}	15	8	9	ns
Power Dissipation Capacitance*	C_{PD}	—	26	28	pF

* C_{PD} is used to determine the dynamic power consumption, per gate.
 $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where: f_i = input frequency
 C_L = load capacitance
 V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS	
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, Input to Output (Fig. 1)	t_{PLH}	2	—	100	—	—	—	125	—	—	—	150	—	—	ns
	t_{PHL}	4.5	—	20	—	24	—	25	—	30	—	30	—	36	
		6	—	17	—	—	—	21	—	—	—	26	—	—	
Transition Times (Fig. 1)	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i	—	10	—	10	—	10	—	10	—	10	—	10	pF	




92CS-398II

	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 1 - Transition times and propagation delay times.

CD54/74HC4094 CD54/74HCT4094

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

8-Stage Shift-and-Store Bus Register — 3-State

Type Features:

- Buffered inputs
- Separate serial outputs synchronous to both positive and negative clock edges for cascading.


The RCA-CD54/74HC4094 and CD54/74HCT4094 are 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the Strobe input is high. Data in the storage register appears at the outputs whenever the Output-Enable signal is high.

Two serial outputs are available for cascading a number of these devices. Data is available at the QS1 serial output terminal on positive clock edges to allow for high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information, available at the QS2 terminal on the next negative clock edge, provides a means for cascading these devices when the clock rise time is slow.

The CD54HC4094 and CD54HCT4094 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4094 and CD74HCT4094 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sigmetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ,
@ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC4094 CD54/74HCT4094

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):	
(Voltages referenced to ground) -0.5 to +7 V
DC INPUT DIODE CURRENT, I_{ik} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V) ± 20 mA
DC OUTPUT DIODE CURRENT, I_{ok} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V) ± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{cc} + 0.5$ V) ± 25 mA
DC V_{cc} OR GROUND CURRENT (I_{cc}) ± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only $+300^\circ\text{C}$




Fig. 1 - Logic diagram.

CD54/74HC4094 CD54/74HCT4094







RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

FUNCTION TABLE

INPUTS				PARALLEL OUTPUTS		SERIAL OUTPUTS	
CP	OE	STR	D	Q0	Qn	QS1*	QS2
	L	X	X	Z	Z	Q'6	NC
	L	X	X	Z	Z	NC	Q7
	H	L	X	NC	NC	Q'6	NC
	H	H	L	L	Qn-1	Q'6	NC
	H	H	H	H	Qn-1	Q'6	NC
	H	H	H	NC	NC	NC	Q7

H = HIGH voltage level


L = LOW voltage level

X = don't care

NC = No Change

Z = HIGH impedance OFF-state

 = LOW-to-HIGH CP transition

 = HIGH-to-LOW CP transition

Q'6 = the information in the seventh register stage

*At the positive clock edge the information in the 7th register stage is transferred to the 8th register stage and QS1 output.

CD54/74HC4094 CD54/74HCT4094

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4094/CD54HC4094										CD74HCT4094/CD54HCT4094								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE			54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min		Max	Min	Max
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5		2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5		—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5		—	—	0.8	—	0.8	—	0.8		
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V _{OH} CMOS Loads	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
	or		4.5	4.4	—	—	4.4	—	4.4	—	or											
	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}											
TTL Loads	V _{IL}										V _{IL}											
	or	-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—		V	
	V _{IH}	-5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}											
Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
	or		4.5	—	—	0.1	—	0.1	—	0.1	or											
	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	V _{IH}											
TTL Loads	V _{IL}										V _{IL}											
	or	4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4		V	
	V _{IH}	5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}											
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}	V _O =V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	—	±10	μA

* For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
D	0.40
CP, OE	1.50
STR	1.0

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4094

CD54/74HCT4094

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{C}$, Input t_r , $t_f=6\text{ ns}$)

CHARACTERISTIC	SYMBOL	C_L (pF)	TYPICAL		UNITS
			HC	HCT	
Propagation Delay CP to Qn	t_{PLH}	15	16	18	ns
	t_{PHL}		12	16	
	CP to QS1		11	15	
CP to QS2					
Output Enabling Time	t_{PZH}		14	14	
	t_{PZL}				
Output Disabling Time	t_{PHZ}	10	14		
	t_{PLZ}				
Max. CP Frequency	f_{MAX}		60	60	MHz
Power Dissipation Capacitance*	C_{PD}	—	90	110	pF

* C_{PD} is used to determine the dynamic power consumption, per register.

$PD=C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_o)$ where:

f_i =input frequency C_L =output load capacitance

f_o =output frequency V_{CC} =supply voltage


SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS	
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay CP to QS1	t_{PLH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t_{PHL}	4.5	—	30	—	39	—	38	—	49	—	45	—	59	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
CP to QS2		2	—	135	—	—	—	170	—	—	—	205	—	—	ns
		4.5	—	27	—	36	—	34	—	45	—	41	—	54	
		6	—	23	—	—	—	29	—	—	—	35	—	—	
CP to Qn		2	—	195	—	—	—	245	—	—	—	295	—	—	ns
		4.5	—	39	—	43	—	49	—	54	—	59	—	65	
		6	—	33	—	—	—	42	—	—	—	50	—	—	
STR to Qn		2	—	180	—	—	—	225	—	—	—	270	—	—	ns
		4.5	—	36	—	39	—	45	—	49	—	54	—	59	
		6	—	31	—	—	—	38	—	—	—	46	—	—	
Output Enable to Qn	t_{PZH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PZL}	4.5	—	35	—	35	—	44	—	44	—	53	—	53	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Disable to Qn	t_{PHZ}	2	—	125	—	—	—	155	—	—	—	190	—	—	ns
	t_{PLZ}	4.5	—	25	—	35	—	31	—	44	—	38	—	53	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
Output Transition Time	t_{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{TLH}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C_o		—	15	—	15	—	15	—	15	—	15	—	15	pF

CD54/74HC4094 CD54/74HCT4094

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	V _{CC}	25°C			-40°C to +85°C				-55°C to +125°C				UNITS	
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.		Max.
CP Pulse Width t_{w}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	16	—	20	—	20	—	24	—	24	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
STR Pulse Width t_{WH}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
	4.5	16	—	16	—	20	—	20	—	24	—	24	—	
	6	14	—	—	—	17	—	—	—	20	—	—	—	
Data Setup Time t_{SU}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
	4.5	10	—	10	—	13	—	13	—	15	—	15	—	
	6	9	—	—	—	11	—	—	—	13	—	—	—	
Data Hold Time t_H	2	3	—	—	—	3	—	—	—	3	—	—	—	ns
	4.5	3	—	4	—	3	—	4	—	3	—	4	—	
	6	3	—	—	—	3	—	—	—	3	—	—	—	
STR Setup Time t_{SU}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
	4.5	20	—	20	—	25	—	25	—	30	—	30	—	
	6	17	—	—	—	21	—	—	—	26	—	—	—	
STR Hold Time t_H	2	0	—	—	—	0	—	—	—	0	—	—	—	ns
	4.5	0	—	0	—	0	—	0	—	0	—	0	—	
	6	0	—	—	—	0	—	—	—	0	—	—	—	
Max. CP Frequency $f_{CL(max)}$	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
	4.5	30	—	30	—	24	—	24	—	20	—	20	—	
	6	35	—	—	—	28	—	—	—	24	—	—	—	



92CL-39858

Fig. 2 — Timing Diagram

CD54/74HC4094 CD54/74HCT4094




Fig. 3 - Data propagation delays, setup and hold times.




Fig. 4 - Strobe propagation delays, and setup and hold times.





Fig. 5 - Enable and Disable Times.

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Presettable Synchronous 4-Bit Up/Down Counters

CD54/74HC/HCT4510 BCD Decade Counter, Asynchronous Reset
CD54/74HC/HCT4516 4-Bit Binary Counter, Asynchronous Reset

Type Features:

- Synchronous counting and asynchronous loading
- Look-ahead carry for high-speed counting

The RCA CD54/74HC/HCT4510 presettable BCD up/down counter and the CD54/74HC/HCT4516 presettable binary up/down counter consist of four synchronously clocked D-type flip-flops (with a gating structure to provide T-type flip-flop capability) connected as counters. These counters can be cleared by a high level on the Master Reset line, and can be preset to any binary number present on the preset inputs by a high level on the Preset Enable line. The 4510 will count out of non-BCD counter states in a maximum of two clock pulses in the up mode, and a maximum of four clock pulses in the down mode.


If the Carry-In input is held low, the counter advances up or down on each positive-going clock transition. Synchronous cascading is accomplished by connecting all clock inputs in parallel and connecting the Carry-Out of a less significant stage to the Carry-In of a more significant stage.

The 4510 and 4516 can be cascaded in the ripple mode by connecting the Carry-Out to the clock of the next stage. If the Up/Down input changes during a terminal count, the Carry-Out must be gated with the clock, and the Up/Down input must change while the clock is high. This method provides a clean clock signal to the subsequent counting stage. (See Fig. 5.)

The CD54HC/HCT4510 and the CD54HC/HCT4516 are supplied in 16-lead ceramic dual-in-line frit-seal packages (F suffix). The CD74HC/HCT4510 and the CD74HC/HCT4516 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to +85° C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity:
 $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ; @ $V_{CC}=5$ V
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL}=0.8$ V max., $V_{IH}=2$ V min.
CMOS input compatibility
 $I_L \leq 1 \mu A$ @ V_{OL} , V_{OH}



92CS-40040

TERMINAL ASSIGNMENT

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516




Fig. 1 - Logic diagram for HC/HCT4510.

TRUTH TABLE

CL	\overline{CI}	U/D	PE	MR	ACTION
X	H	X	L	L	NO COUNT
\nearrow	L	H	L	L	COUNT UP
\searrow	L	L	L	L	COUNT DOWN
X	X	X	H	L	PRESET
X	X	X	X	H	RESET

X = Don't Care H = High Voltage Level
L = Low Voltage Level

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516




Fig. 2 - Logic diagram for HC/HCT4516.




Fig. 3 - Logic diagram of flip-flops for HC/HCT4510/4516.

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):	
(Voltages referenced to ground)-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _I < -0.5 V OR V _I > V _{CC} +0.5 V) ±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _O < -0.5 V OR V _O > V _{CC} +0.5 V) ±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _O < V _{CC} +0.5 V) ±25 mA
DC V _{CC} OR GROUND CURRENT (I _{CC}) ±50 mA
POWER DISSIPATION PER PACKAGE (P _o):	
For T _A = -40 to +60° C (PACKAGE TYPE E) 500 mW
For T _A = +60 to +85° C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100° C (PACKAGE TYPE F,H) 500 mW
For T _A = +100 to +125° C (PACKAGE TYPE F,H) Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70° C (PACKAGE TYPE M) 400 mW
For T _A = +70 to +125° C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F,H -55 to +125° C
PACKAGE TYPE E,M -40 to +85° C
STORAGE TEMPERATURE (T _{stg}) -65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only +300° C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V _I , V _O	0	V _{CC}	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t _r , t _f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4510/4516/CD54HC4510/4516										CD74HCT4510/4516/CD54HCT4510/4516										UNITS
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS			74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max			
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5									V
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5									
			6	4.2	—	—	4.2	—	4.2	—	—	5.5									
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5									V
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5									
			6	—	—	1.8	—	1.8	—	1.8	—	5.5									
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	—	V
CMOS Loads			6	5.9	—	—	5.9	—	5.9	—											
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	V
			-4	4.5	3.98	—	—	3.84	—	3.7	—										
			-5.2	6	5.48	—	—	5.34	—	5.2	—										
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	V
CMOS Loads			6	—	—	0.1	—	0.1	—	0.1											
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	V
			4	4.5	—	—	0.26	—	0.33	—	0.4										
			5.2	6	—	—	0.26	—	0.33	—	0.4										
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	+0.1	—	±1	—	±1	—	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
P0-P3	0.75
MR	1.5
U/D, PE, \overline{CI}	1
CP	1.25

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{C}$, Input $t_r, t_f=6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL VALUES				UNITS	
		4510		4516			
		HC	HCT	HC	HCT		
Propagation Delay:							
CP to Qn	t_{PLH}, t_{PHL}	15	18	21	18	21	ns
CP to \overline{CO}	t_{PLH}, t_{PHL}	15	22	24	22	24	
PE to Qn	t_{PLH}, t_{PHL}	15	21	22	21	22	
PE to \overline{CO}	t_{PLH}, t_{PHL}	15	25	28	25	28	
MR to Qn	t_{PHL}	15	18	18	18	18	
MR to \overline{CO}	t_{PLH}	15	20	20	20	20	
\overline{CI} to \overline{CO}	t_{PLH}, t_{PHL}	15	10	13	10	13	
Power Dissipation Capacitance	C_{PD}^*		59	65	68	72	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_o)$ where f_i = input frequency

f_o = output frequency

C_L = output load capacitance

V_{CC} = supply voltage.

PRE-REQUISITE FOR SWITCHING FUNCTION


CHARACTERISTIC	TEST CONDITIONS	V_{CC} (V)	LIMITS												UNITS
			25°C				-40°C to +85°C				-55°C to +125°C				
			HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Pulse Width: CP	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
MR	t_w	2	100	—	—	—	125	—	—	—	150	—	—	—	
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
PE	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Setup Time, Pn to PE, \overline{CI} to CP	t_{SU}	2	100	—	—	—	125	—	—	—	150	—	—	—	
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
Hold Time, Pn to PE	t_H	2	3	—	—	—	3	—	—	—	3	—	—	—	
		4.5	3	—	3	—	3	—	3	—	3	—	3	—	
		6	3	—	—	—	3	—	—	—	3	—	—	—	
\overline{CI} to CP	t_H	2	5	—	—	—	5	—	—	—	5	—	—	—	
		4.5	5	—	5	—	5	—	5	—	5	—	5	—	
		6	5	—	—	—	5	—	—	—	5	—	—	—	
U/D to CP	t_H	2	0	—	—	—	0	—	—	—	0	—	—	—	
		4.5	0	—	0	—	0	—	0	—	0	—	0	—	
		6	0	—	—	—	0	—	—	—	0	—	—	—	
Removal Time: MR to CP	t_{REM}	2	80	—	—	—	100	—	—	—	120	—	—	—	
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Maximum Frequency CP	f_{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	
		4.5	30	—	30	—	24	—	24	—	20	—	20	—	
		6	35	—	—	—	28	—	—	—	24	—	—	—	

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516


SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r,t_f=6 ns)

CHARACTERISTIC	V _{CC} (V)	LIMITS												UNITS	
		25° C				-40° C to +85° C				-55° C to +125° C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay: CP to Qn	t _{PLH}	2	—	220	—	—	—	275	—	—	—	330	—	—	ns
	t _{PHL}	4.5	—	44	—	50	—	55	—	63	—	66	—	75	
		6	—	37	—	—	—	47	—	—	—	56	—	—	
CP to \overline{CO}	t _{PLH}	2	—	260	—	—	—	325	—	—	—	390	—	—	
	t _{PHL}	4.5	—	52	—	58	—	65	—	73	—	78	—	87	
		6	—	44	—	—	—	55	—	—	—	66	—	—	
PE to Qn	t _{PLH}	2	—	250	—	—	—	315	—	—	—	375	—	—	
	t _{PHL}	4.5	—	50	—	53	—	63	—	66	—	75	—	80	
		6	—	43	—	—	—	54	—	—	—	64	—	—	
PE to \overline{CO}	t _{PLH}	2	—	300	—	—	—	375	—	—	—	450	—	—	
	t _{PHL}	4.5	—	60	—	68	—	75	—	85	—	90	—	102	
		6	—	51	—	—	—	64	—	—	—	76	—	—	
MR to Qn	t _{PHL}	2	—	210	—	—	—	265	—	—	—	315	—	—	
		4.5	—	42	—	42	—	53	—	53	—	63	—	63	
		6	—	36	—	—	—	45	—	—	—	54	—	—	
MR to \overline{CO}	t _{PLH}	2	—	235	—	—	—	295	—	—	—	355	—	—	
		4.5	—	47	—	47	—	59	—	59	—	71	—	71	
		6	—	40	—	—	—	50	—	—	—	60	—	—	
\overline{CI} to \overline{CO}	t _{PLH}	2	—	125	—	—	—	155	—	—	—	190	—	—	
	t _{PHL}	4.5	—	25	—	31	—	31	—	39	—	38	—	47	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
Transition Time: Qn, \overline{CO}	t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	
	t _{TLH}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i		—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC4510, CD54/74HCT4510
CD54/74HC4516, CD54/74HCT4516




(a) Clock to output delays and clock pulse width.




92CM-40080


(b) Clock to carry out delays.



(c) Preset Enable pulse width and Preset Enable to output delays.



(d) Master reset pulse width, master reset to output delay and master reset to clock removal time.




92CM-40081

(e) Setup and hold times data to Preset Enable (PE).

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V


Fig. 4 - AC waveforms.

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516



92CM-40108


Fig. 5 - Timing diagram for CD54/74HC/HCT4510.



92CM-40109


Fig. 6 - Timing diagram for CD54/74HC/HCT4516.

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516



* CARRY OUT LINES AT THE 2ND, 3RD, ETC. STAGES MAY HAVE A NEGATIVE-GOING GLITCH PULSE RESULTING FROM DIFFERENTIAL DELAYS OF DIFFERENT 4510/16 IC'S. THESE NEGATIVE-GOING GLITCHES DO NOT AFFECT PROPER 4510/16 OPERATION. HOWEVER, IF THE CARRY OUT SIGNALS ARE USED TO TRIGGER OTHER EDGE-SENSITIVE LOGIC DEVICES, SUCH AS FF'S OR COUNTERS, THE CARRY OUT SIGNALS SHOULD BE GATED WITH THE CLOCK SIGNAL USING A 2-INPUT OR GATE SUCH AS HC/HCT02.

(a) Parallel clocking.




RIPPLE CLOCKING MODE:
THE UP/DOWN CONTROL CAN BE CHANGED AT ANY COUNT. THE ONLY RESTRICTION ON CHANGING THE UP/DOWN CONTROL IS THAT THE CLOCK INPUT TO THE FIRST COUNTING STAGE MUST BE "HIGH".

FOR CASCADING COUNTERS OPERATING IN A FIXED UP-COUNT OR DOWN-COUNT MODE, THE OR GATES ARE NOT REQUIRED BETWEEN STAGES, AND $\overline{C.O.}$ IS CONNECTED DIRECTLY TO THE CL INPUT OF THE NEXT STAGE WITH $\overline{C.I.}$ GROUNDED.

92CL-40093

(b) Ripple clocking.

Fig. 7 - Cascading counter packages.




92CM-40491

Fig. 8 - HC/HCT4510 State Diagrams.


CD54/74HC4511 CD54/74HCT4511

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

BCD-to-7 Segment Latch/ Decoder/Drivers



92CS-25087

Type Features:

- High-output sourcing capability-7.5 mA @ 4.5 V, 10 mA @ 6 V (HC4511)
- Input latches for BCD code storage
- Lamp test and blanking capability

The RCA CD54/74HC4511 and CD54/74HCT4511 are BCD-to-7 segment latch/decoder/drivers having four address inputs (D_0 - D_3), active "Low" blanking and lamp test inputs, and a latch enable input which, when "High", enables the latches to store the BCD inputs. When Latch Enable is "Low", the latches are disabled, making the outputs transparent to the BCD inputs.

These devices have standard-size output transistors but are capable of sourcing (at standard V_{OH} levels) up to 7.5 mA at 4.5 V. The HC types can supply up to 10 mA at 6 V.

The CD54HC/HCT4511 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT4511 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to $+85^\circ\text{C}$
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity:
 $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ; @ $V_{CC}=5\text{ V}$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL}=0.8\text{ V max.}$, $V_{IH}=2\text{ V min.}$
CMOS input compatibility
 $I_L \leq 1\ \mu\text{A}$ @ V_{OL} , V_{OH}


TRUTH TABLE

\overline{LE}	\overline{BI}	\overline{LT}	D_3	D_2	D_1	D_0	a	b	c	d	e	f	g	Display
X	X	L	X	X	X	X	H	H	H	H	H	H	H	8
X	L	H	X	X	X	X	L	L	L	L	L	L	L	Blank
L	H	H	L	L	L	L	H	H	H	H	H	H	L	0
L	H	H	L	L	L	H	L	H	H	L	L	L	L	1
L	H	H	L	L	H	L	H	H	L	H	L	H	H	2
L	H	H	L	L	H	H	H	H	H	L	L	H	H	3
L	H	H	L	H	L	L	L	H	H	L	L	H	H	4
L	H	H	L	H	L	H	L	L	H	H	L	H	H	5
L	H	H	L	H	H	L	L	L	H	H	H	H	H	6
L	H	H	L	H	H	H	H	H	H	L	L	L	L	7
L	H	H	H	L	L	L	H	H	H	H	H	H	H	8
L	H	H	H	L	L	H	H	H	H	L	L	H	H	9
L	H	H	H	L	H	L	L	L	L	L	L	L	L	Blank
L	H	H	H	L	H	H	L	L	L	L	L	L	L	Blank
L	H	H	H	H	L	L	L	L	L	L	L	L	L	Blank
L	H	H	H	H	H	L	L	L	L	L	L	L	L	Blank
L	H	H	H	H	H	H	L	L	L	L	L	L	L	Blank
L	H	H	H	H	H	H	L	L	L	L	L	L	L	Blank
H	H	H	X	X	X	X	L	L	L	L	L	L	L	Blank

X = Don't Care.

*Depends on BCD code previously applied when $\overline{LE} = L$.

Note: Display is blank for all illegal input codes (BCD > HLLH).




TERMINAL ASSIGNMENT

CD54/74HC4511 CD54/74HCT4511

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}): (Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_I < -0.5$ V OR $V_I > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_O < -0.5$ V OR $V_O > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_O) (FOR -0.5 V $< V_O < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F,H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F,H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F,H	-55 to $+125^\circ$ C
PACKAGE TYPE E,M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C



92CL-39898

Fig. 1 - Logic diagram.

CD54/74HC4511 CD54/74HCT4511

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4511/CD54HC4511										CD74HCT4511/CD54HCT4511								UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—		
			6	4.2	—	—	4.2	—	4.2	—	—	5.5									
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	
			6	—	—	1.8	—	1.8	—	1.8	—	5.5									
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—		4.5	4.4	—	—	4.4	—	4.4	—		
TTL Loads			6	5.9	—	—	5.9	—	5.9	—											
Non-Standard Output	V _{IL} or V _{IH}		-7.5	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—										
			6	—	—	0.1	—	0.1	—	0.1	—										
TTL Loads Standard Output	V _{IL} or V _{IH}		4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V
			5.2	6	—	—	0.26	—	0.33	—	0.4										
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
LT, LE	1.5
BI, Dn	0.3

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC4511

CD54/74HCT4511

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC}^*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V_I, V_O	0	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t_r, t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}, T_A=25^\circ\text{ C}, \text{Input } t_r, t_f=6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL VALUES		UNITS	
		HC	HCT		
Propagation Delay: D_n to Output	t_{PLH} t_{PHL}	15	25	ns	
\overline{LE} to Output	t_{PLH} t_{PHL}	15	23		
\overline{BI} to Output	t_{PLH} t_{PHL}	15	18		
\overline{LT} to Output	t_{PLH} t_{PHL}	15	13		
Power Dissipation Capacitance*	C_{PD}	—	114	110	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$$

where f_i = input frequency
 f_o = output frequency
 C_L = output load capacitance
 V_{CC} = supply voltage.


PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS V_{CC} (V)	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Setup Time, D_n to \overline{LE}	t_{SU}	2	60	—	—	—	75	—	—	—	90	—	—	ns
		4.5	12	—	12	—	15	—	15	—	18	—	18	
		6	10	—	—	—	13	—	—	—	15	—	—	
Hold Time, D_n to \overline{LE}	t_H	2	3	—	—	—	3	—	—	—	3	—	—	ns
		4.5	3	—	5	—	3	—	5	—	3	—	5	
		6	3	—	—	—	3	—	—	—	3	—	—	
Latch Enable Pulse Width,	t_W	2	80	—	—	—	100	—	—	—	120	—	—	MHz
		4.5	16	—	16	—	20	—	20	—	24	—	24	
		6	14	—	—	—	17	—	—	—	20	—	—	


CD54/74HC4511 CD54/74HCT4511

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r,t_f=6 ns)


CHARACTERISTIC	V _{CC}	LIMITS										UNITS			
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC			54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.	
Propagation Delay, D _n to Output	t _{PLH}	2	—	300	—	—	—	375	—	—	—	450	—	—	ns
	t _{PHL}	4.5	—	60	—	60	—	75	—	75	—	90	—	90	
		6	—	51	—	—	—	64	—	—	—	77	—	—	
$\overline{\text{LE}}$ to Output	t _{PLH}	2	—	270	—	—	—	340	—	—	—	405	—	—	ns
	t _{PHL}	4.5	—	54	—	54	—	68	—	68	—	81	—	81	
		6	—	46	—	—	—	58	—	—	—	69	—	—	
$\overline{\text{BI}}$ to Output	t _{PLH}	2	—	220	—	—	—	275	—	—	—	330	—	—	ns
	t _{PHL}	4.5	—	44	—	44	—	55	—	55	—	66	—	66	
		6	—	37	—	—	—	47	—	—	—	56	—	—	
$\overline{\text{LT}}$ to Output	t _{PLH}	2	—	160	—	—	—	200	—	—	—	240	—	—	ns
	t _{PHL}	4.5	—	32	—	33	—	40	—	41	—	48	—	50	
		6	—	27	—	—	—	34	—	—	—	41	—	—	
Transition Time	t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t _{TLH}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _I		—	10	—	10	—	10	—	10	—	10	—	10	pF




Input (D_n, $\overline{\text{LT}}$) to output propagation delays and output transition times



Input ($\overline{\text{LE}}$) to output propagation delays and latch enable pulse width



Input ($\overline{\text{BI}}$) to output propagation delays.



Note

The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveforms showing the data set-up and hold times for D_n input to $\overline{\text{LE}}$ input.


	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _s	50% V _{CC}	1.3 V

92CM-39899

Fig. 2 - AC waveforms.

CD54/74HC4514, CD54/74HCT4514 CD54/74HC4515, CD54/74HCT4515

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

4-to-16 Line Decoder/Demultiplexer with Input Latches

Type Features:

- Multifunction capability:
Binary to 1-of-16 decoder
1-to-16 line demultiplexer


The RCA CD54/74HC4514, 4515 and CD54/74HCT4514, 4515 are high-speed silicon gate devices consisting of a 4-bit strobed latch and a 4-to-16 line decoder. The selected output is enabled by a low on the enable input (\bar{E}). A high on \bar{E} inhibits selection of any output. Demultiplexing is accomplished by using the \bar{E} input as the data input and the select inputs (A0-A3) as addresses. This \bar{E} input also serves as a chip select when these devices are cascaded.

When Latch Enable (\bar{LE}) is high the output follows changes in the inputs (see truth table). When \bar{LE} is low the output is isolated from changes in the input and remains at the level (high for the 4514, low for the 4515) it had before the latches were enabled. These devices, enhanced versions of the equivalent CMOS types, can drive 10 LSTTL loads.

The CD54HC4514, 4515 and CD54HCT4514, 4515 are supplied in 24-lead dual-in-line frit-seal ceramic packages (F suffix). The CD74HC4514, 4515 and CD74HCT4514, are supplied in 24-lead dual-in-line, narrow-body plastic packages (EN suffix), in 24-lead dual-in-line, wide-body plastic packages (E suffix), and in 24-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features

- Fanout (over temperature range):
Standard outputs — 10 LSTTL loads
Bus driver outputs — 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to +85° C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$;
@ $V_{CC} = 5V$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL} = 0.8 V \text{ max.}$, $V_{IH} = 2 V \text{ min.}$
CMOS input compatibility
 $I_I \leq 1 \mu A @ V_{OL}, V_{OH}$



TERMINAL ASSIGNMENT

CD54/74HC4514, CD54/74HCT4514 CD54/74HC4515, CD54/74HCT4515

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < $V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT, PER PIN (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$




Fig. — Logic diagram for CD54/74HC4514, 4515 and CD54/74HCT4514, 4515.

CD54/74HC4514, CD54/74HCT4514 CD54/74HC4515, CD54/74HCT4515

DECODE TRUTH TABLE (LE = 1)

ENABLE	DECODER INPUTS				ADDRESSED OUTPUT 4514 = Logic 1 (High) 4515 = Logic 0 (Low)
	A3	A2	A1	A0	
0	0	0	0	0	Y0
0	0	0	0	1	Y1
0	0	0	1	0	Y2
0	0	0	1	1	Y3
0	0	1	0	0	Y4
0	0	1	0	1	Y5
0	0	1	1	0	Y6
0	0	1	1	1	Y7
0	1	0	0	0	Y8
0	1	0	0	1	Y9
0	1	0	1	0	Y10
0	1	0	1	1	Y11
0	1	1	0	0	Y12
0	1	1	0	1	Y13
0	1	1	1	0	Y14
0	1	1	1	1	Y15
1	X	X	X	X	All Outputs = 0, 4514 All Outputs = 1, 4515

X = Don't Care Logic 1 = High Logic 0 = Low

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package Temperature Range) V _{cc} :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage V _i , V _o	0	V _{cc}	V
Operating Temperature T _A : CD74 Types CD54 Types	-40 -55	+85 +125	°C °C
Input Rise and Fall Times, t _r , t _f at 2V at 4.5 V at 6V	0 0 0	1000 500 400	ns ns ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC4514, CD54/74HCT4514 CD54/74HC4515, CD54/74HCT4515

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4514/CD54HC4515										CD74HCT4514/CD54HCT4515										UNITS
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5								V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—		
			6	4.2	—	—	4.2	—	4.2	—	—	5.5									
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5								V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8		
			6	—	—	1.8	—	1.8	—	1.8	—	5.5									
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}									V	
or			4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—		
CMOS Loads V _{IH}			6	5.9	—	—	5.9	—	5.9	—	V _{IH}										
TTL Loads	V _{IL}	-4									V _{IL}									V	
or			4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—		
V _{IH}			6	5.48	—	—	5.34	—	5.2	—	V _{IH}										
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}									V	
or			4.5	—	—	0.1	—	0.1	—	0.1	or	4.5	—	—	0.1	—	0.1	—	0.1		
CMOS Loads V _{IH}			6	—	—	0.1	—	0.1	—	0.1	V _{IH}										
TTL Loads	V _{IL}	4									V _{IL}									V	
or			4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4		
V _{IH}			6	—	—	0.26	—	0.33	—	0.4	V _{IH}										
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
A0 — A3	0.15
\overline{LE}	0.85
\overline{E}	0.3

*Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4514, CD54/74HCT4514 CD54/74HC4515, CD54/74HCT4515

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	C_L (pF)	Typical Values		UNITS
			HC	HCT	
Propagation Delay Select to Output	t_{PHL}	15	23	25	ns
	t_{PLH}				
\overline{LE} to Output	t_{PHL}	15	19	21	ns
	t_{PLH}				
\overline{E} to Output	t_{PHL}	15	14	17	ns
	t_{PLH}				
Power Dissipation Capacitance*	C_{PD}	—	70	75	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$PD = V_{CC}^2 f_i (C_{PD} + C_L)$ where:

f_i = input frequency,

C_L = output load capacitance

V_{CC} = supply voltage



PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
\overline{LE} Pulse Width	t_w	2	75	—	—	—	95	—	—	—	110	—	—	—	ns
		4.5	15	—	30	—	19	—	38	—	22	—	45	—	
		6	13	—	—	—	16	—	—	—	19	—	—	—	
Select to \overline{LE} Set-up time	t_{su}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
Select to \overline{LE} Hold Time	t_H	2	0	—	—	—	0	—	—	—	0	—	—	—	ns
		4.5	0	—	5	—	0	—	5	—	0	—	5	—	
		6	0	—	—	—	0	—	—	—	0	—	—	—	

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Select to Outputs	t_{PLH} t_{PHL}	2	—	275	—	—	—	345	—	—	—	415	—	—	ns
		4.5	—	55	—	55	—	69	—	69	—	83	—	83	
		6	—	47	—	—	—	59	—	—	—	71	—	—	
\overline{LE} to Outputs	t_{PLH} t_{PHL}	2	—	225	—	—	—	280	—	—	—	340	—	—	ns
		4.5	—	45	—	50	—	56	—	63	—	68	—	75	
		6	—	38	—	—	—	48	—	—	—	58	—	—	
\overline{E} to Outputs	t_{PLH} t_{PHL}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
		4.5	—	35	—	40	—	44	—	50	—	53	—	60	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Transition Time	t_{TLH} t_{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	pF	

CD54/74HC4514, CD54/74HCT4514 CD54/74HC4515, CD54/74HCT4515




	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Propagation delay times and transition times for HC/HCT4515.

CD54/74HC4518, CD54/74HCT4518 CD54/74HC4520, CD54/74HCT4520

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Dual Synchronous Counters

CD54/74HC/HCT4518 — BCD
CD54/74HC/HCT4520 — Binary

Type Features:


- Positive or Negative Edge Triggering
- Synchronous Internal Carry Propagation

The RCA CD54/74HC4518 and CD54/74HCT4518 are dual BCD up-counters. The RCA CD54/74HC4520 and CD54/74HCT4520 are dual binary up-counters. Each device consists of two independent internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable CLOCK and ENABLE lines for incrementing on either the positive-going or the negative-going transition of CLOCK. The counters are cleared by high levels on the MASTER RESET lines. The counter can be cascaded in the ripple mode by connecting Q3 to the ENABLE input of the subsequent counter while the CLOCK input of the latter is held low.

The CD54HC/HCT4518 and CD54HC/HCT4520 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT4518 and CD74HC/HCT4520 are supplied in a 16-lead plastic dual-in-line packages (E suffix), and in 16-lead surface mount plastic dual-in-line packages (M suffix). The CD54/74HC/HCT4518/4520 are also supplied in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_1 \leq 1 \mu A$ @ V_{OL} , V_{OH}



92CS-38408

TERMINAL ASSIGNMENT

CD54/74HC4518, CD54/74HCT4518 CD54/74HC4520, CD54/74HCT4520




Fig. 1 — CD54/74HC/HCT4518 Logic Diagram




Fig. 2 — CD54/74HC/HCT4520 Logic Diagram




Fig. 3 - Detail of each D Flip-Flop

TRUTH TABLE			
CP	E	MR	ACTION
	H	L	Increment Counter
L		L	Increment Counter
	X	L	No Change
X		L	No Change
	L	L	No Change
H		L	No Change
X	X	H	Q0 thru Q3 = L

X = Don't Care H = High State L = Low State
 = low-to-high transition
 = high-to-low transition

CD54/74HC4518, CD54/74HCT4518 CD54/74HC4520, CD54/74HCT4520

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):		-0.5 to + 7 V
(Voltages referenced to ground)		
DC INPUT DIODE CURRENT, I _{IK} (FOR V _I < -0.5 V OR V _I > V _{CC} + 0.5V)		±20mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _O < -0.5 V OR V _O > V _{CC} + 0.5V)		±20mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _O < V _{CC} + 0.5V)		±25mA
DC V _{CC} OR GROUND CURRENT, PER PIN (I _{CC})		±50mA
POWER DISSIPATION PER PACKAGE (P _D):		
For T _A = -40 to +60° C (PACKAGE TYPE E)		500 mW
For T _A = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW	
For T _A = -55 to +100° C (PACKAGE TYPE F, H)		500 mW
For T _A = +100 to +125° C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW	
For T _A = -40 to +70° C (PACKAGE TYPE M)		400 mW
For T _A = +70 to +125° C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW	
OPERATING-TEMPERATURE RANGE (T _A):		
PACKAGE TYPE F, H		-55 to +125° C
PACKAGE TYPE E, M		-40 to +85° C
STORAGE TEMPERATURE (T _{STG})		-65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.		+265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)		
with solder contacting lead tips only		+300° C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _{IN} , V _{OUT}	0	V _{CC}	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t _r , t _f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC4518, CD54/74HCT4518 CD54/74HC4520, CD54/74HCT4520

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4518/CD54HC4518 CD74HC4520/CD54HC4520										CD74HCT4518/CD54HCT4518 CD74HCT4520/CD54HCT4520										UNITS	
	TEST CONDITIONS			74HC/54HC SERIES			74HC SERIES		54HC SERIES		TEST CONDITIONS		74HCT/54HCT SERIES			74HCT SERIES		54HCT SERIES				
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max			
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—		4.5										
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	2	—	—	2	—	2	—		V	
			6	4.2	—	—	4.2	—	4.2	—		5.5										
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5		4.5			0.8	—	0.8	—	0.8		V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8		V	
			6	—	—	1.8	—	1.8	—	1.8		5.5										
High-Level Output Voltage V _{OH} CMOS Loads	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—		V	
	or		4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—		V	
	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}											
TTL Loads	V _{IL}										V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—		V	
	or	-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—		V	
	V _{IH}	-5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}											
Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—		V
	or		4.5	—	—	0.1	—	0.1	—	0.1	or	4.5	—	—	0.1	—	0.1	—	0.1	—		V
	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	V _{IH}											
TTL Loads	V _{IL}										V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4		V	
	or	4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4		V	
	V _{IH}	5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}											
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1		µA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160		µA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1 to 5.5	4.5 to 5.5	— 100	360 360	— 450	— 450	— 490	— 490		µA		

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
MR	1.2
CP	0.25
ENABLE	0.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 µA max. @ 25°C.

CD54/74HC4518, CD54/74HCT4518 CD54/74HC4520, CD54/74HCT4520

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	SYMBOL	TYPICAL		UNITS
			HC	HCT	
Maximum Clock Frequency	15	f_{MAX}	60	50	MHz
Propagation Delay CP to Qn	15	t_{PLH}	20	22	ns
		t_{PHL}			
Enable to Qn	15	t_{PLH}	20	23	ns
		t_{PHL}			
MR to Qn	15	t_{PLH}	12	14	ns
		t_{PHL}			
Power Dissipation Capacitance*	—	C_{PD}	33	33	pF

* C_{PD} is used to determine the dynamic power consumption, per counter.

$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$ where

f_i = input frequency,

f_o = output frequency,

C_L = output load capacitance

V_{CC} = supply voltage

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency	f_{MAX}	2	6	—	—	—	—	5	—	—	—	—	—	MHz	
		4.5	30	—	25	—	24	—	20	—	20	—	17		
		6	35	—	—	—	28	—	—	—	24	—	—		
Clock Pulse Width	t_w	2	80	—	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	—	20	—	20	—	25	—	24	—	30		
		6	14	—	—	—	17	—	—	—	20	—	—		
MR Pulse Width	t_w	2	100	—	—	—	125	—	—	—	150	—	—	ns	
		4.5	20	—	20	—	25	—	25	—	30	—	30		
		6	17	—	—	—	21	—	—	—	26	—	—		
Setup Time Enable to CP	t_{SU}	2	80	—	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	—	16	—	20	—	20	—	24	—	24		
		6	14	—	—	—	17	—	—	—	20	—	—		
Removal Time MR to CP	t_{REM}	2	0	—	—	—	0	—	—	—	0	—	—	ns	
		4.5	0	—	0	—	0	—	0	—	0	—	0		
		6	0	—	—	—	0	—	—	—	0	—	—		
Setup Time CP to Enable	t_{SU}	2	80	—	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	—	16	—	20	—	20	—	24	—	24		
		6	14	—	—	—	17	—	—	—	20	—	—		
Removal Time MR to Enable	t_{REM}	2	0	—	—	—	0	—	—	—	0	—	—	ns	
		4.5	0	—	0	—	0	—	0	—	0	—	0		
		6	0	—	—	—	0	—	—	—	0	—	—		

SWITCHING CHARACTERISTICS ($C_L = 50\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, CP to Qn	t_{PLH} t_{PHL}	2	—	240	—	—	—	300	—	—	—	360	—	—	ns
		4.5	—	48	—	53	—	60	—	66	—	72	—	80	
		6	—	41	—	—	—	51	—	—	—	61	—	—	
Enable to Qn	t_{PLH} t_{PHL}	2	—	240	—	—	—	300	—	—	—	360	—	—	ns
		4.5	—	48	—	55	—	60	—	69	—	72	—	83	
		6	—	41	—	—	—	51	—	—	—	61	—	—	
MR to Qn	t_{PHL}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
		4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time	t_{THL} t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	pF	

CD54/74HC4518, CD54/74HCT4518 CD54/74HC4520, CD54/74HCT4520




Fig. 4 — Timing Diagrams for CD54/74HC/HCT4518/4520.




Fig. 5 — Master reset pulse width, Master reset to output delay and master reset to clock recovery times.





Fig. 6 — Setup Times: E to CP and CP to E.

	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_S	50% V_{CC}	1.3 V

CD54/74HC4538 CD54/74HCT4538

High-Speed CMOS Logic

Dual Retriggerable Precision Monostable Multivibrator



FUNCTIONAL DIAGRAM

Type Features:

- Retriggerable/resettable capability
- Trigger and Reset propagation delays independent of R_x , C_x
- Triggering from the leading or trailing edge
- Q and \bar{Q} Buffered Outputs available
- Separate Resets
- Wide Range of Output-Pulse Widths
- Schmitt Trigger input on A and \bar{B} inputs
- Retrigger Time is independent of C_x .


The RCA-CD54/74HC4538 and CD54/74HCT4538 are dual retriggerable/resettable monostable precision multivibrators for fixed voltage timing applications. An external resistor (R_x) and an external capacitor (C_x) control the timing and the accuracy for the circuit. Adjustment of R_x and C_x provides a wide range of output pulse widths from the Q and \bar{Q} terminals. The propagation delay from trigger input-to-output transition and the propagation delay from reset input-to-output transition are independent of R_x and C_x .

Leading-edge triggering (A) and trailing edge triggering (\bar{B}) inputs are provided for triggering from either edge of the input pulse. An unused "A" input should be tied to Gnd and an unused \bar{B} should be tied to V_{CC} . On power up the IC is reset. Unused resets and sections must be terminated. In normal operation the circuit retriggers on the application of each new trigger pulse. To operate in the non-retriggerable mode \bar{Q} is connected to \bar{B} when leading edge triggering (A) is used or Q is connected to A when trailing edge triggering (\bar{B}) is used. The period (τ) can be calculated from $\tau = (0.7) R_x C_x$; R_{min} is 5k ohms. C_{min} is 0 pF.

The CD54HC/HCT4538 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT4538 are supplied in 16-lead dual-in-line plastic packages (E suffix), also in 16-lead dual-in-line surface mount plastic packages (M suffix). The CD54/74HC/HCT4538 are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC4538 CD54/74HCT4538





Fig. 1 - Logic diagram (1 mono).

TRUTH TABLE

INPUTS			OUTPUTS	
R̄	A	B̄	Q	Q̄
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	H	[Pulse]	[Pulse]
H	L	H	[Pulse]	[Pulse]

H = High Level
 L = Low Level
 = Transition from Low to High
 = Transition from High to Low
 = One High Level Pulse
 = One Low Level Pulse
 X = Irrelevant



FF DETAIL 92CM-38447R2


HC/HCT4538 FUNCTIONAL TERMINAL CONNECTIONS								
FUNCTION	V _{cc} TO		Gnd TO		INPUT PULSE		OTHER	
	MONO ₁	MONO ₂	MONO ₁	MONO ₂	MONO ₁	MONO ₂	MONO ₁	MONO ₂
Leading-Edge Trigger/ Retriggerable	3, 5	11, 13			4	12		
Leading-Edge Trigger/ Non-Retriggerable	3	13			4	12	5-7	11-9
Trailing-Edge Trigger/ Retriggerable	3	13	4	12	5	11		
Trailing-Edge Trigger/ Non-Retriggerable	3	13			5	11	4-6	12-10

NOTES:

1. A RETRIGGERABLE ONE-SHOT MULTIVIBRATOR HAS AN OUTPUT PULSE WIDTH WHICH IS EXTENDED ONE FULL TIME PERIOD (T) AFTER APPLICATION OF THE LAST TRIGGER PULSE.
2. A NON-RETRIGGERABLE ONE-SHOT MULTIVIBRATOR HAS A TIME PERIOD (T) REFERENCED FROM THE APPLICATION OF THE FIRST TRIGGER PULSE.

INPUT PULSE TRAIN

RETRIGGERABLE MODE PULSE WIDTH (A MODE)
 NON-RETRIGGERABLE MODE PULSE WIDTH (A MODE)



CD54/74HC4538

CD54/74HCT4538

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):

(Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW

For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ$ C

PACKAGE TYPE E, M -40 to $+85^\circ$ C

STORAGE TEMPERATURE (T_{Stg}) -65 to $+150^\circ$ C

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C

Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ$ C

DC INPUT CURRENT FOR C_x R_x PIN = 30 mA

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input Rise and Fall Times t_r, t_f			
Reset Input			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	
Trigger Inputs			
A or \bar{B}			
at 2 V	0	Unlimited	ns
at 4.5 V	0	Unlimited	
at 6 V	0	Unlimited	
External Timing Resistor, R_x	5k Ω	#	
External Timing Capacitor, C_x	0	#	

*Unless otherwise specified, all voltages are referenced to Ground.

#The maximum allowable values of R_x and C_x are a function of leakage of capacitor C_x , the leakage of the HC4538, and leakage due to board layout and surface resistance. Values of R_x and C_x should be chosen so that the maximum current into pin 2 or pin 14 is 30 mA. Susceptibility to externally induced noise signals may occur for $R_x > 1$ M Ω .

CD54/74HC4538 CD54/74HCT4538

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4538/CD54HC4538									CD74HCT4538/CD54HCT4538									UNITS					
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE			54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE			54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max	Min		Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5			2	—	—	2	—	2	—	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	to												
			6	4.2	—	—	4.2	—	4.2	—	—	5.5												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5			—	—	0.8	—	0.8	—	0.8	—	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to												
			6	—	—	1.8	—	1.8	—	1.8	—	5.5												
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	—	V	
			4.5	4.4	—	—	4.4	—	4.4	—	or													
			6	5.9	—	—	5.9	—	5.9	—	V _{IH}													
TTL Loads	V _{IL} or V _{IH}									V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	—	V		
		-4	4.5	3.98	—	—	3.84	—	3.7	or														
		-5.2	6	5.48	—	—	5.34	—	5.2	V _{IH}														
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	V	
			4.5	—	—	0.1	—	0.1	—	0.1	or													
			6	—	—	0.1	—	0.1	—	0.1	V _{IH}													
TTL Loads Standard Output	V _{IL} or V _{IH}									V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	—	V		
		4	4.5	—	—	0.26	—	0.33	—	0.4													or	
		5.2	6	—	—	0.26	—	0.33	—	0.4													V _{IH}	
Input Leakage Current A, B, R I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA		
		• Input Leakage Current R _X C _X I _I		6	—	—	±0.05	—	±0.5	—													±0.5	5.5
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA		
Active Device Current Q = High & Pins 2 & 14 @ V _{CC} /4 I _{CC}	V _{CC} or Gnd	0	6	—	—	0.6	—	0.8	—	1	V _{CC} or Gnd	5.5	—	—	0.6	—	0.8	—	1	—	1	mA		
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *	V _{CC} -2.1	4.5 to 5.5	—	—	100	360	—	450	—	490	—	—	—	—	—	—	—	—	—	—	—	μA		

* For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.
 • When testing I_{IL} the Q output must be high. If Q is low (device not triggered) the pull-up P device will be ON and the low resistance path from V_{DD} to the test pin will cause a current far exceeding the specification.

HCT Input Loading Table

Input	Unit Loads*
All	0.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4538

CD54/74HCT4538

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL		UNITS	
		54/74HC	54/74HCT		
Propagation Delay					
A, \bar{B} to Q	t_{PLH}	15	21	23	ns
A, \bar{B} to \bar{Q}	t_{PHL}	15	21	23	ns
\bar{R} to Q	t_{PHL}	15	21	17	ns
\bar{R} to \bar{Q}	t_{PLH}	15	21	21	ns
Power Dissipation Capacitance	C_{PD}^*	—	136	134	pF

* C_{PD} is used to determine the dynamic power consumption, per one shot.

$$P_D = (C_{PD} + C_s) V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_o)$$

f_i = input frequency.

f_o = output frequency.

C_L = output load capacitance.

V_{CC} = supply voltage.

assuming $f_i \ll \frac{1}{T}$

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	SYMBOL	V_{CC}	LIMITS										UNITS		
			25° C				-40° C to +85° C				-55° C to +125° C				
			HC		HCT		74HC		74HCT		54HC			54HCT	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.
Input Pulse Widths A, \bar{B}	t_{WH} t_{WL}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
\bar{R}	t_{WL}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Reset Recovery Time	t_{REC}	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
		4.5	5	—	5	—	5	—	5	—	5	—	5	—	
		6	5	—	—	—	5	—	—	—	5	—	—	—	
Retrigger Time (See Fig. 5)	t_{rr}	5	Typical											ns	
			175												

CD54/74HC4538 CD54/74HCT4538

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, A, \bar{B} to Q	t_{PLH}	2	—	250	—	—	—	315	—	—	—	375	—	—	ns
		4.5	—	50	—	55	—	63	—	69	—	75	—	83	
		6	—	43	—	—	—	54	—	—	—	64	—	—	
A, \bar{B} to \bar{Q}	t_{PHL}	2	—	250	—	—	—	315	—	—	—	375	—	—	ns
		4.5	—	50	—	55	—	63	—	69	—	75	—	83	
		6	—	43	—	—	—	54	—	—	—	64	—	—	
\bar{R} to Q	t_{PHL}	2	—	250	—	—	—	315	—	—	—	375	—	—	ns
		4.5	—	50	—	40	—	63	—	50	—	75	—	60	
		6	—	43	—	—	—	54	—	—	—	64	—	—	
\bar{R} to \bar{Q}	t_{PLH}	2	—	250	—	—	—	315	—	—	—	375	—	—	ns
		4.5	—	50	—	50	—	63	—	63	—	75	—	75	
		6	—	43	—	—	—	54	—	—	—	64	—	—	
Output Transition Time	t_{TLH} t_{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Output Pulse Width $R_X=10\Omega, C_X=0.1\mu\text{F}$	T	3	0.64	0.78	—	—	0.612	0.812	—	—	0.605	0.819	—	—	ms
		5	0.63	0.77	0.63	0.77	0.602	0.798	0.602	0.798	0.595	0.805	0.595	0.805	
Output Pulse Width Match, Same Pkg.			Typ $\pm 1\%$												
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF




Fig. 2 - K Factor Vs DC Supply Voltage (V_{CC})-V.




Fig. 3 - K Factor Vs DC Supply Voltage (V_{CC})-V.




Fig. 4 - K Factor Vs C_x .




Fig. 5 - Minimum Retriquer Time Vs Timing Capacitance.

CD54/74HC4538 CD54/74HCT4538




Fig. 6 — Switching Waveforms

CD54/74HC4538
CD54/74HCT4538

Power-Down Mode

During a rapid power-down condition, as would occur with a power-supply short circuit or with a poorly filtered power supply, the energy stored in C_x could discharge into Pin 2 or 14. To avoid possible device damage in this mode, when C_x is ≥ 0.5 microfarad, a protection diode with a 1-ampere or higher rating (1N5395 or equivalent) and a separate ground return for C_x should be provided as shown in Fig. 7.




Fig. 7 — Rapid power-down protection circuit.

An alternate protection method is shown in Fig. 8, where a 51-ohm current-limiting resistor is inserted in series with C_x . Note that a small pulse width decrease will occur however, and R_x must be appropriately increased to obtain the originally desired pulse width.





Fig. 8 — Alternate rapid power-down protection circuit.


CD54/74HC4543 CD54/74HCT4543

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

BCD-to-7 Segment Latch/ Decoder/Driver for LCDs



- Type Features:**
- Input latches for BCD code storage
 - Blanking capability
 - Phase input for complementing outputs

The RCA CD54/74HC4543 and CD54/74HCT4543 high-speed silicon-gate devices are BCD-to-7 segment latch/decoder/drivers designed primarily for directly driving liquid-crystal displays. They have an active-high disable input (LD), an active high blanking input (BI) and a phase input (PH) to which a square wave is applied for liquid-crystal applications. This square wave is also applied to the backplane of the liquid-crystal display.

These devices can also be used, in conjunction with current amplifying devices, for driving LEDs, incandescent, fluorescent, and gas-discharge displays. For these applications the phase input provides a means for obtaining active-high or active-low segment outputs. (See Function Table.)


The CD54HC/HCT4543 are supplied in 16-lead ceramic dual-in-line frit-seal packages (F suffix). The CD74HC/HCT-4543 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

- Family Features:**
- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
 - Wide operating temperature range:
CD74HC/HCT: -40 to +85°C
 - Balanced propagation delay and transition times
 - Significant power reduction compared to LSTTL logic ICs
 - Alternate source is Philips/Signetics
 - CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity:
 $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ; @ $V_{CC}=5 V$
 - CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL}=0.8 V$ max., $V_{IH}=2 V$ min.
CMOS input compatibility
 $I_L \leq 1 \mu A$ @ V_{OL} , V_{OH}

FUNCTION TABLE

INPUTS					OUTPUTS							DISPLAY		
LD	BI	PH	D3	D2	D1	D0	a	b	c	d	e	f	g	
X	H	L	X	X	X	X	L	L	L	L	L	L	L	Blank
H	L	L	L	L	L	L	L	L	L	L	L	L	L	0
H	L	L	L	L	L	H	L	L	L	L	L	L	L	1
H	L	L	L	L	H	L	H	L	L	L	L	L	L	2
H	L	L	L	L	H	H	H	L	L	L	L	L	L	3
H	L	L	L	H	L	L	H	L	L	L	L	L	L	4
H	L	L	L	H	L	H	L	L	L	L	L	L	L	5
H	L	L	L	H	H	L	L	L	L	L	L	L	L	6
H	L	L	L	H	H	H	H	L	L	L	L	L	L	7
H	L	L	H	L	L	L	H	H	L	L	L	L	L	8
H	L	L	H	L	L	H	H	H	L	L	L	L	L	9
H	L	L	H	L	H	L	L	L	L	L	L	L	L	Blank
H	L	L	H	L	H	H	L	L	L	L	L	L	L	Blank
H	L	L	H	H	L	H	L	L	L	L	L	L	L	Blank
H	L	L	H	H	H	L	L	L	L	L	L	L	L	Blank
H	L	L	H	H	H	H	L	L	L	L	L	L	L	Blank
L	L	L	X	X	X	X	**	**	**	**	**	**	**	**
as above	H		as above				inverse of above							as above

**Depends upon the BCD code previously applied when LD = High.



TERMINAL ASSIGNMENT

CD54/74HC4543 CD54/74HCT4543




Fig. 1 - Logic diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):

(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{cc} + 0.5$ V)	± 25 mA
DC V_{cc} OR GROUND CURRENT (I_{cc})	± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F,H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F,H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F,H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E,M	-40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{stg})

.....	-65 to $+150^\circ\text{C}$
-------	-----------------------------

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$

CD54/74HC4543

CD54/74HCT4543

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{CC} * CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage, V _I , V _O	0	V _{CC}	V
Operating Temperature, T _A : CD74 Types CD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall Times, t _r , t _f : at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS (V_{CC}=5 V, T_A=25° C, Input t_r, t_f=6 ns)

CHARACTERISTIC	C _L (pF)	TYPICAL VALUES		UNITS	
		HC	HCT		
Propagation Delay: D _n to Output LD to Output BI to Output PH to Output	t _{PLH} t _{PHL} t _{PLH} t _{PHL} t _{PLH} t _{PHL}	15 15 15 15	28 31 22 17	33 32 27 27	ns
Power Dissipation Capacitance*	C _{PD}	—	52	54	pF

*C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$$

where f_i = input frequency
f_o = output frequency
C_L = output load capacitance
V_{CC} = supply voltage.

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS V _{CC} (V)	LIMITS												UNITS
		25° C				-40° C to +85° C				-55° C to +125° C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Setup Time, D _n to LD	t _{su} 2 4.5 6	60	—	—	—	75	—	—	—	90	—	—	—	ns
Hold Time, D _n to LD	t _H 2 4.5 6	30	—	—	—	40	—	—	—	45	—	—	—	
Latch Disable Pulse Width,	t _w 2 4.5 6	50	—	—	—	65	—	—	—	75	—	—	—	
		12	—	12	—	15	—	15	—	18	—	18	—	
		10	—	—	—	13	—	—	—	15	—	—	—	
		6	—	8	—	8	—	10	—	9	—	12	—	
		5	—	—	—	7	—	—	—	8	—	—	—	
		10	—	10	—	13	—	13	—	15	—	15	—	
		9	—	—	—	11	—	—	—	13	—	—	—	

CD54/74HC4543
CD54/74HCT4543

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4543/CD54HC4543										CD74HCT4543/CD54HCT4543										UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES						
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C						
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max					
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5										V		
			4.5	3.15	—	—	3.15	—	3.15	—		to	2	—	—	2	—	2	—				V	
			6	4.2	—	—	4.2	—	4.2	—		5.5											V	
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5											V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	0.8	—	0.8	—	0.8	—	0.8	—		V
			6	—	—	1.8	—	1.8	—	1.8	—	5.5											V	
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—		V	
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—													V	
			6	5.9	—	—	5.9	—	5.9	—													V	
TTL Loads Non-Standard Output	V _{IL} or V _{IH}		-1	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—			V	
			-1.3	6	5.48	—	—	5.34	—	5.2	—												V	
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—		V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—												V	
			6	—	—	0.1	—	0.1	—	0.1	—												V	
TTL Loads Non-Standard Output	V _{IL} or V _{IH}		1	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—			V
			1.3	6	—	—	0.26	—	0.33	—	0.4												V	
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	—	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—			μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—			μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
D0, D1, D2	1
D3, BI	0.5
PH	1.25
LD	1.5


*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4543


CD54/74HCT4543

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r,t_f=6 ns)


CHARACTERISTIC	V _{CC}	LIMITS										UNITS			
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC			54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.				
Propagation Delay, D _n to Output	t _{PLH}	2	—	340	—	—	—	425	—	—	—	510	—	—	ns
	t _{PHL}	4.5	—	68	—	80	—	85	—	100	—	102	—	120	
		6	—	58	—	—	—	72	—	—	—	87	—	—	
LD to Output	t _{PLH}	2	—	370	—	—	—	465	—	—	—	555	—	—	ns
	t _{PHL}	4.5	—	74	—	77	—	93	—	96	—	111	—	116	
		6	—	63	—	—	—	79	—	—	—	94	—	—	
BI to Output	t _{PLH}	2	—	265	—	—	—	330	—	—	—	400	—	—	ns
	t _{PHL}	4.5	—	53	—	66	—	66	—	83	—	80	—	99	
		6	—	45	—	—	—	56	—	—	—	68	—	—	
PH to Output	t _{PLH}	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
	t _{PHL}	4.5	—	40	—	66	—	50	—	83	—	60	—	99	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
Transition Time	t _{TLH}	2	—	250	—	—	—	315	—	—	—	375	—	—	ns
	t _{THL}	4.5	—	50	—	50	—	63	—	63	—	75	—	75	
		6	—	43	—	—	—	54	—	—	—	64	—	—	
Input Capacitance	C _i		—	10	—	10	—	10	—	10	—	10	—	10	pF



(a) WAVEFORMS SHOWING THE ADDRESS AND BLANKING (D_n, BI) TO OUTPUT PROPAGATION DELAYS AND THE OUTPUT TRANSITION TIMES.



(b) WAVEFORMS SHOWING THE LATCH DISABLE INPUT (LD) TO OUTPUT PROPAGATION DELAYS AND THE OUTPUT TRANSITION TIMES.



NOTE:
THE SHADED AREAS INDICATE WHEN THE INPUT IS PERMITTED TO CHANGE FOR PREDICTABLE OUTPUT PERFORMANCE.

(c) WAVEFORMS SHOWING THE ADDRESS (D_n) TO LATCH DISABLE (LD) INPUT SET-UP AND HOLD TIMES.

92CM-40103

	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _s	50% V _{CC}	1.3 V

Fig. 2 - AC waveforms.

CD54/74HC4543 CD54/74HCT4543

APPLICATION CIRCUITS




Fig. 3 - Connection to liquid-crystal (LCD) display readout.




Fig. 4 - Connection to incandescent display readout.




Fig. 5 - Connection to gas-discharge display readout.





Fig. 6 - Connection to fluorescent display readout.

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Quad 2-Input Exclusive-NOR Gate

Type Features:

- Four independent Exclusive-NOR gates
- Buffered inputs and outputs

Applications

- Logical comparators
- Parity generators and checkers
- Adders/Subtractors

The RCA CD54/74HC7266 contains four independent EXCLUSIVE-NOR gates in one package. They provide the system designer with a means for implementation of the EXCLUSIVE-NOR function.

This device is functionally the same as the TTL226. They differ in that the HC7266 has active high and low outputs whereas the 226 has open collector outputs.

The CD54HC7266 is supplied in 14-lead ceramic dual-in-line packages (F suffix). The CD74HC7266 is supplied in 14-lead plastic dual-in-line package (E suffix), in a 14-lead dual-in-line surface-mount plastic package (M-suffix), and is also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- 2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ,
@ $V_{CC} = 5 V$
- CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}




Fig. 1 - Logic diagram each gate.

TRUTH TABLE

INPUTS		OUTPUT
nA	nB	nY
L	L	H
L	H	L
H	L	L
H	H	H

H = HIGH voltage level.
L = LOW voltage level.

CD54/74HC7266

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
 (Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mW

For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$

PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$


Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC}^*	2	6	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ\text{C}$
Input Rise and Fall Times t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns

*Unless otherwise specified, all voltages are referenced to Ground.



TOP VIEW
 TERMINAL ASSIGNMENT

92CS-39841

TERMINAL ASSIGNMENT

CD54/74HC7266

STATIC ELECTRIC CHARACTERISTICS

CHARACTERISTIC	CD54/74HC7266										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/+85°C		-55/+125°C			
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
High-Level Input Voltage	V _{IH}		2	1.5	—	—	1.5	—	1.5	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—		
			6	4.2	—	—	4.2	—	4.2	—		
Low-Level Input Voltage	V _{IL}		2	—	—	0.5	—	0.5	—	0.5	V	
			4.5	—	—	1.35	—	1.35	—	1.35		
			6	—	—	1.8	—	1.8	—	1.8		
High-Level Output Voltage CMOS Loads TTL Loads	V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	V	
		4.5		4.4	—	—	4.4	—	4.4	—		
	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V	
			6	5.48	—	—	5.34	—	5.2	—		
Low-Level Output Voltage CMOS Loads TTL Loads	V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	V	
		4.5		—	—	0.1	—	0.1	—	0.1		
		6		—	—	0.1	—	0.1	—	0.1		
	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V	
6			—	—	0.26	—	0.33	—	0.4			
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current	I _{CC}	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	μA

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r, t_r = 6 ns)

CHARACTERISTIC		C _L pF	TYPICAL VALUES 54/74HC	UNITS
Propagation Delay, Any Input	t _{PLH} t _{PHL}	15	9	ns
Power Dissipation Capacitance*	C _{PD}	—	33	pF

*C_{PD} is used to determine the dynamic power consumption, per gate.

P_D = V_{CC}² f_i (C_{PD} + C_L) where:

f_i = input frequency.


C_L = output load capacitance.

V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_r = 6 ns)

CHARACTERISTIC	V _{CC}	25°C		-40°C to +85°C		-55°C to +125°C		UNITS	
		HC		74HC		54HC			
		Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay	t _{PLH} , t _{PHL}	2	—	115	—	145	—	150	ns
	4.5	—	23	—	29	—	35		
	6	—	30	—	25	—	30		
Output Transition Time	t _{TLH} , t _{THL}	2	—	75	—	95	—	110	ns
	4.5	—	15	—	19	—	22		
	6	—	13	—	16	—	19		
Input Capacitance	C _I	—	—	10	—	10	—	10	pF

CD54/74HC7266




92CS-38430R2

Fig. 2 - Transition times and propagation delay times.

CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

8-Stage Synchronous Down Counters

40102 - 2-Decade BCD Type
40103 - 8-Bit Binary Type

Type Features:

- Synchronous or asynchronous preset
- Cascadable in synchronous or ripple mode

The RCA-CD54/74HC40102, 40103 and CD54/74HCT40102, 40103 are manufactured with high speed silicon gate technology and consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The 40102 is configured as two cascaded 4-bit BCD counters, and the 40103 contains a single 8-bit binary counter. Each type has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the \overline{TC} output are active-low logic.

In normal operation, the counter is decremented by one count on each positive transition of the CLOCK (CP). Counting is inhibited when the \overline{TE} input is high. The \overline{TC} output goes low when the count reaches zero if the \overline{TE} input is low, and remains low for one full clock period.

When the \overline{PE} input is low, data at the P0-P7 inputs are clocked into the counter on the next positive clock transition regardless of the state of the \overline{TE} input. When the \overline{PL} input is low, data at the P0-P7 inputs are asynchronously forced into the counter regardless of the state of the \overline{PE} , \overline{TE} , or CLOCK inputs. Input P0-P7 represent two 4-bit BCD words for the 40102 and a single 8-bit binary word for the 40103. When the MR input is low, the counter is asynchronously cleared to its maximum count (99₁₀ for the 40102 and 225₁₀ for the 40103) regardless of the state of any other input. The precedence relationship between control inputs is indicated in the truth table.

If all control inputs except \overline{TE} are high at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 100 or 256 clock pulses long.

The 40102 and 40103 may be cascaded using the \overline{TE} input and the \overline{TC} output, in either a synchronous or ripple mode.

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_I \leq 1 \mu A$ @ V_{OL} , V_{OH}

These circuits possess the low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits and can drive up to 10 LSTTL loads.

The CD54HC40102, 40103, and CD54HCT40102, 40103 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC40102, 40103 and CD74HCT40102, 40103 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{cc}):	
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I _{ik} (FOR V _i < -0.5 V OR V _i > V _{cc} + 0.5V)	±20mA
DC OUTPUT DIODE CURRENT, I _{ok} (FOR V _o < -0.5 V OR V _o > V _{cc} + 0.5V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{cc} + 0.5V)	±25mA
DC V _{cc} OR GROUND CURRENT (I _{cc})	±50mA
POWER DISSIPATION PER PACKAGE (P _o):	
For T _A = -40 to +60° C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 8 mW/° C to 300 mW
For T _A = -55 to +100° C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125° C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/° C to 300 mW
For T _A = -40 to +70° C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125° C (PACKAGE TYPE M)	Derate Linearly at 6 mW/° C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H	-55 to +125° C
PACKAGE TYPE E, M	-40 to +85° C
STORAGE TEMPERATURE (T _{stg})	-65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300° C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package Temperature Range) V _{cc} :* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage V _i , V _o	0	V _{cc}	V
Operating Temperature T _A : CD74 Types CD54 Types	-40 -55	+85 +125	°C °C
Input Rise and Fall Times, t _r , t _f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC40102, CD54/74HCT40102

CD54/74HC40103, CD54/74HCT40103




Fig. 1 - Logic diagram for the CD54/74HC/HCT40102.

TRUTH TABLE

CONTROL INPUTS				PRESET MODE	ACTION
\overline{MR}	\overline{PL}	\overline{PE}	\overline{TE}		
1	1	1	1	Synchronous	Inhibit Counter
1	1	1	0		Count Down
1	1	0	X		Preset On Next Positive Clock Transition
1	0	X	X	Asynchronously	Preset Asynchronously
0	X	X	X		Clear to Maximum Count

Notes:

- 0 = Low Level
1 = High Level
X = Don't Care
- Clock Connected to Clock Input.
- Synchronous operation: Changes Occur on Negative-to-Positive Clock Transitions.
- Load Inputs: 40102 BCD: MSD = P7, P6, P5, P4 (P7 is MSB)
LSD = P3, P2, P1, P0 (P3 is MSB)
40103 Binary: MSB = P7, LSB = P0

CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103





Fig. 2 - Logic diagram for the CD54/74HC/HCT40103.



Flip-Flop detail.

CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC40102-40103/CD54HC40102-40103										CD74HCT40102-40103/CD54HCT40102-40103								UNITS			
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE			54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V _{OH} CMOS Loads	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	3.7	V	
			6	5.48	—	—	5.34	—	5.2	—												
Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
			6	—	—	0.26	—	0.33	—	0.4												
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads *
P0 - P7	0.20
TE, MR	0.40
CP	0.60
PE	0.80
PL	1.35

* Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, Input t_i , $t_r = 6\text{ ns}$)

CHARACTERISTIC	SYMBOL	C _L (pF)	TYPICAL VALUES		UNITS
			HC	HCT	
Propagation Delay CP to $\overline{\text{TC}}$ (Sync. Preset)	t_{PHL}	15	25	25	ns
	t_{PLH}				
CP to $\overline{\text{TC}}$ (Async. Preset)	t_{PHL}	15	25	26	ns
	t_{PLH}				
$\overline{\text{TE}}$ to $\overline{\text{TC}}$	t_{PHL}	15	17	21	ns
	t_{PLH}				
$\overline{\text{PL}}$ to $\overline{\text{TC}}$	t_{PHL}	15	23	28	ns
	t_{PLH}				
$\overline{\text{MR}}$ to $\overline{\text{TC}}$	t_{PHL}	15	23	23	ns
	t_{PLH}				
CP Max. Frequency	f_{MAX}	15	25	25	MHz
Power Dissipation Capacitance*	C _{PD}	—	25	27	pF

*C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + C_L V_{CC}^2 f_o \text{ where:}$$

f_i = input frequency.

f_o = output frequency.

C_L = output load capacitance.

V_{CC} = supply voltage.




Fig. 3 - Timing diagram for HC/HCT40102 and HC/HCT40103.

CD54/74HC40102, CD54/74HCT40102

CD54/74HC40103, CD54/74HCT40103

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CP Pulse Width	t _w	2	165	—	—	—	205	—	—	—	250	—	—	—	ns
		4.5	33	—	35	—	41	—	44	—	50	—	53	—	
		6	28	—	—	—	35	—	—	—	43	—	—	—	
$\overline{\text{PL}}$ Pulse Width	t _w	2	125	—	—	—	155	—	—	—	190	—	—	—	ns
		4.5	25	—	43	—	31	—	54	—	38	—	65	—	
		6	21	—	—	—	26	—	—	—	32	—	—	—	
$\overline{\text{MR}}$ Pulse Width	t _w	2	125	—	—	—	135	—	—	—	190	—	—	—	ns
		4.5	25	—	35	—	31	—	44	—	38	—	53	—	
		6	21	—	—	—	26	—	—	—	32	—	—	—	
CP Max. Frequency*	f _{CP(Max.)}	2	3	—	—	—	2	—	—	—	2	—	—	—	MHz
		4.5	15	—	14	—	12	—	11	—	10	—	9	—	
		6	18	—	—	—	14	—	—	—	12	—	—	—	
P to CP Setup Time	t _{su}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	24	—	25	—	30	—	30	—	36	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
$\overline{\text{PE}}$ to CP Setup Time	t _{su}	2	75	—	—	—	95	—	—	—	110	—	—	—	ns
		4.5	15	—	20	—	19	—	25	—	22	—	30	—	
		6	13	—	—	—	16	—	—	—	19	—	—	—	
$\overline{\text{TE}}$ to CP Setup Time	t _{su}	2	150	—	—	—	190	—	—	—	225	—	—	—	ns
		4.5	30	—	40	—	38	—	50	—	45	—	60	—	
		6	26	—	—	—	33	—	—	—	38	—	—	—	
P to CP Hold Time	t _h	2	5	—	—	—	5	—	—	—	5	—	—	—	ns
		4.5	5	—	5	—	5	—	5	—	5	—	5	—	
		6	5	—	—	—	5	—	—	—	5	—	—	—	
$\overline{\text{TE}}$ to $\overline{\text{CP}}$ Hold Time	t _h	2	0	—	—	—	0	—	—	—	0	—	—	—	ns
		4.5	0	—	0	—	0	—	0	—	0	—	0	—	
		6	0	—	—	—	0	—	—	—	0	—	—	—	
$\overline{\text{MR}}$ to CP Removal Time	t _{rem}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
$\overline{\text{PE}}$ to $\overline{\text{CP}}$ Hold Time	t _h	2	2	—	—	—	2	—	—	—	2	—	—	—	ns
		4.5	2	—	2	—	2	—	2	—	2	—	2	—	
		6	2	—	—	—	2	—	—	—	2	—	—	—	


CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay CP to \overline{TC} (Async Preset)	t _{PLH}	2	—	300	—	—	—	375	—	—	—	450	—	—	ns
	t _{PHL}	4.5	—	60	—	60	—	75	—	75	—	90	—	90	
		6	—	51	—	—	—	64	—	—	—	77	—	—	
CP to \overline{TC} (Sync Preset)	t _{PLH}	2	—	300	—	—	—	375	—	—	—	450	—	—	ns
	t _{PHL}	4.5	—	60	—	63	—	75	—	79	—	90	—	95	
		6	—	51	—	—	—	64	—	—	—	77	—	—	
\overline{TE} to \overline{TC}	t _{PLH}	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
	t _{PHL}	4.5	—	40	—	50	—	50	—	63	—	60	—	75	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
\overline{PL} to \overline{TC}	t _{PLH}	2	—	275	—	—	—	345	—	—	—	415	—	—	ns
	t _{PHL}	4.5	—	55	—	68	—	69	—	85	—	83	—	102	
		6	—	47	—	—	—	59	—	—	—	71	—	—	
\overline{MR} to \overline{TC}	t _{PLH}	2	—	275	—	—	—	345	—	—	—	415	—	—	ns
	t _{PHL}	4.5	—	55	—	55	—	69	—	69	—	83	—	83	
		6	—	47	—	—	—	59	—	—	—	71	—	—	
Output Transition Time	t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t _{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i		—	10	—	10	—	10	—	10	—	10	—	10	pF

*Noncascaded operation only. With cascaded counters clock-to-terminal count propagation delays, count enables (\overline{PE} or \overline{TE})-to-clock SETUP TIMES, and count enables (\overline{PE} or \overline{TE})-to-clock HOLD TIMES determine max. clock frequency. For example, with these HC devices:







$$C_P f_{MAX} = \frac{1}{\overline{CP-to-TC} \text{ prop delay} + \overline{TE-to-CP} \text{ Setup Time} + \overline{TE-to-CP} \text{ Hold Time}} = \frac{1}{60+30+0} \approx 11 \text{ MHz}$$



TERMINAL ASSIGNMENT

CD54/74HC40102, CD54/74HCT40102

CD54/74HC40103, CD54/74HCT40103




	CD54/74HC	CD54/74HCT
Input Level	V _{CC}	3 V
V _S	0.5 V _{CC}	1.3 V

Transition times, propagation delay times, setup and hold times, and removal times.

High-Speed CMOS Logic

4-Bit Universal Bidirectional Shift Register



FUNCTIONAL DIAGRAM

Type Features:


- Four operating modes: shift right, shift left, hold and reset
- Three-state outputs
- Synchronous parallel or serial operation
- Typical $f_{MAX}=50$ MHz @ $V_{CC} = 5$ V, $C_L = 15$ pF, $T_A = 25^\circ$ C

The RCA-CD54/74HC40104 and CD54/74HCT40104 are 4-bit shift registers with 3-state bus interface capability. In the parallel mode (S0 and S1 are high), data is loaded into the associated flip-flop and appears at the output after the positive transition of the clock input. During parallel loading serial data flow is inhibited. Shift left and Shift right are accomplished synchronously on the positive clock edge with serial data entered at the SHIFT RIGHT and the SHIFT LEFT serial inputs, respectively. Clearing the register is accomplished by setting both mode controls low and clocking the register. When the output enable input is low, all outputs assume the high impedance state.

The CD54HC/HCT40104 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT40104 are supplied in 16-lead plastic dual-in-line packages (E suffix), also in 16-lead surface mount plastic dual-in-line packages (M suffix). These types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to $+85^\circ$ C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity: $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ,
@ $V_{CC}=5$ V
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL}=0.8$ V max., $V_{IH}=2$ V min.
CMOS input compatibility
 $I_i \leq 1 \mu$ A @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC40104 CD54/74HCT40104




Fig. 1 - Logic diagram.

TRUTH TABLE

CLOCK	MODE SELECT		OUTPUT ENABLE OE	ACTION
	S0	S1		
	L	L	H	Reset
	H	L	H	Shift right (Q0 toward Q3)
	L	H	H	Shift left (Q3 toward Q0)
	H	H	H	Parallel load
X	X	X	L	Operations occur as shown above, but outputs assume high impedance

L = Low Voltage Level
H = High Voltage Level

CD54/74HC40104 CD54/74HCT40104

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{cc}):	
(Voltages referenced to ground)-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < 0.5 V OR V _i > V _{cc} +0.5 V) ±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{cc} +0.5 V) ±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{cc} +0.5 V) ±35 mA
DC V _{cc} OR GROUND CURRENT, (I _{cc}) ±70 mA
POWER DISSIPATION PER PACKAGE (P _o):	
For T _A = -40 to +60°C (PACKAGE TYPE E) 500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H) 500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M) 400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H -55 to +125°C
PACKAGE TYPE E, M -65 to +150°C
STORAGE TEMPERATURE (T _{stg}) -65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only +300°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{cc} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V _i , V _o	0	V _{cc}	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t _r , t _f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC40104

CD54/74HCT40104

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC40104/CD54HC40104										CD74HCT40104/CD54HCT40104								UNITS				
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE			TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE			54HCT TYPE			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V _I V	V _{CC} V	+25°C			-40/ +85°C			-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max		Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5	to	2	—	—	2	—	2	—	—	V
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—	—	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5	to	—	—	0.8	—	0.8	—	0.8	—	V
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—	—											
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—	—												
			6	5.9	—	—	5.9	—	5.9	—	—												
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	-6	4.5	3.98	—	—	3.84	—	3.7	—	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1	—												
			6	—	—	0.1	—	0.1	—	0.1	—												
TTL Loads (Bus Driver)	V _{IL} or V _{IH}	6	4.5	—	—	0.26	—	0.33	—	0.4	—	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	—	V
			7.8	6	—	—	0.26	—	0.33	—	0.4												
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *												V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA
3-State Leakage Current	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	—	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	—	±10	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

CD54/74HC40104
CD54/74HCT40104

HCT Input Loading Table

Input	Unit Loads*
OE	1.4
DSR, DSL, D0-D3	0.3
S1, S2	0.7
CP	0.3

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.

SWITCHING CHARACTERISTICS ($V_{CC}=5 V$, $T_A=25^\circ C$, Input $t_r, t_f=6 ns$)

CHARACTERISTIC	SYMBOL	TYPICAL VALUES		UNITS
		HC	HCT	
Maximum Frequency ($C_L = 15 pF$)	f_{MAX}	56	50	MHz
Propagation Delay: ($C_L = 15 pF$) CP to Qn	t_{PLH} t_{PHL}	17	18	ns
Output Disable Time	t_{PLZ} t_{PHZ}	14	18	
Output Enable Time	t_{PZL} t_{PZH}	12	12	
Power Dissipation Capacitance	C_{PD}^*	84	85	

* C_{PD} is used to determine the dynamic power consumption, per device.

$PD=C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_o)$ where: f_i =input frequency
 f_o =output frequency
 C_L =output load capacitance
 V_{CC} =supply voltage

Pre-requisite for Switching Function

CHARACTERISTIC	SYMBOL	V_{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Maximum Clock Frequency	f_{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
		4.5	28	—	25	—	22	—	20	—	19	—	17	—	
		6	33	—	—	—	26	—	—	—	22	—	—	—	
Clock Pulse Width	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Setup Times Dn, DSL, DSR, S1, and S0 to Clock	t_{SU}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Hold Times Dn, DSO, DSI, S1, and S0 to Clock	t_H	2	2	—	—	—	2	—	—	—	2	—	—	—	ns
		4.5	2	—	2	—	2	—	2	—	2	—	2	—	
		6	2	—	—	—	2	—	—	—	2	—	—	—	

CD54/74HC40104

CD54/74HCT40104

SWITCHING CHARACTERISTICS ($C_L=50$ pF, Input $t_r, t_f=6$ ns)

CHARACTERISTIC	SYMBOL	V_{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS	
			HC		HCT		74HC		74HCT		54HC		54HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay CP to Qn	t_{PLH}	2	—	200	—	—	—	250	—	—	—	300	—	—	ns	
	t_{PHL}	4.5	—	40	—	42	—	50	—	53	—	60	—	63		
		6	—	34	—	—	—	43	—	—	—	51	—	—		
Output Disable Time	t_{PLZ}	2	—	175	—	—	—	219	—	—	—	263	—	—		
	t_{PHZ}	4.5	—	35	—	44	—	44	—	55	—	53	—	66		
		6	—	30	—	—	—	37	—	—	—	45	—	—		
Output Enable Time	t_{PZL}	2	—	150	—	—	—	188	—	—	—	225	—	—		
	t_{PZH}	4.5	—	30	—	30	—	38	—	38	—	45	—	45		
		6	—	26	—	—	—	32	—	—	—	38	—	—		
Output Transition Time	t_{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—		
	t_{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18		
		6	—	10	—	—	—	13	—	—	—	15	—	—		
3-State Output Capacitance	C_o		—	20	—	20	—	20	—	20	—	20	—	20		pF
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10		




Fig. 2 - Output enable and disable times.





Fig. 3 - Setup and hold times.

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

4-Bit x 16-Word FIFO Register

Type Features:

- Independent asynchronous inputs and outputs
- Expandable in either direction
- Reset capability
- Status indicators on inputs and outputs
- 3-state outputs
- Shift-out independent of 3-state control

Applications:

- Bit-rate smoothing
- CPU/terminal buffering
- Data communications
- Peripheral buffering
- Line printer input buffers
- Auto-dialers
- CRT buffer memories
- Radar data acquisition

The RCA-CD54/74HC40105 and CD54/74HCT40105 are high-speed silicon-gate CMOS devices that are compatible, except for "shift-out" circuitry, with the RCA-CD40105B. They are low-power first-in-first-out (FIFO) "elastic" storage registers that can store 16 four-bit words. The 40105 is capable of handling input and output data at different shifting rates. This feature makes it particularly useful as a buffer between asynchronous systems.

Each word position in the register is clocked by a control flip-flop, which stores a marker bit. A "1" signifies that the position's data is filled and a "0" denotes a vacancy in that position. The control flip-flop detects the state of the preceding flip-flop and communicates its own status to the succeeding flip-flop. When a control flip-flop is in the "0" state and sees a "1" in the preceding flip-flop, it generates a clock pulse that transfers data from the preceding four data latches into its own four data latches and resets the preceding flip-flop to "0". The first and last control flip-flops have buffered outputs. Since all empty locations "bubble" automatically to the input end, and all valid data ripple through to the output end, the status of the first control flip-flop (DATA-IN READY) indicates if the FIFO is full, and the status of the last flip-flop (DATA-OUT READY) indicates if the FIFO contains data. As the earliest data are removed from the bottom of the data stack (the output end), all data entered later will automatically propagate (ripple) toward the output.

Loading Data

Data can be entered whenever the DATA-IN READY (DIR) flag is high, by a low to high transition on the SHIFT-IN (SI) input. This input must go low momentarily before the next word is accepted by the FIFO. The DIR flag will go low momentarily, until the data have been transferred to the second location. The flag will remain low when all 16-word locations are filled with valid data, and further pulses on the SI input will be ignored until DIR goes high.

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_I \leq 1 \mu A$ @ V_{OL} , V_{OH}

Unloading Data

As soon as the first word has rippled to the output, the data-out ready output (DOR) goes HIGH and data of the first word is available on the outputs. Data of other words can be removed by a negative-going transition on the shift-out input (SO). This negative-going transition causes the DOR signal to go LOW while the next word moves to the output. As long as valid data is available in the FIFO, the DOR signal will go high again, signifying that the next word is ready at the output. When the FIFO is empty, DOR will remain LOW, and any further commands will be ignored until a "1" marker ripples down to the last control register and DOR goes HIGH.

CD54/74HC40105

CD54/74HCT40105

If during unloading SI is HIGH, (FIFO is full) data on the data input of the FIFO is entered in the first location.

Master Reset

A high on the MASTER RESET (MR) sets all the control logic marker bits to "0". DOR goes low and DIR goes high. The contents of the data register are not changed, only declared invalid, and will be superseded when the first word is loaded. Thus, MR does not clear data within the register but only the control logic. If the shift-in flag (SI) is HIGH during the master reset pulse, data present at the input (D0 to D3) are immediately moved into the first location upon completion of the reset process.

3-State Outputs

In order to facilitate data busing, 3-state outputs (Q0 to Q3) are provided on the data output lines, while the load condition of the register can be detected by the state of the DOR output. A HIGH on the 3-state control flag (output enable input OE) forces the outputs into the high-impedance OFF-state mode. Note that the shift-out signal, unlike that in

the RCA-CD40105B, is independent of the 3-state output control. In the CD40105B, the 3-state control must not be shifted from High to Low when the shift-out signal is Low (data loss would occur). In the high-speed CMOS version this restriction has been eliminated.

Cascading

The 40105 can be cascaded to form longer registers simply by connecting the DIR to SO and DOR to SI. In the cascaded mode, a MASTER RESET pulse must be applied after the supply voltage is turned on. For words wider than four bits, the DIR and the DOR outputs must be gated together with AND gates. Their outputs drive the SI and SO inputs in parallel, if expanding is done in both directions (see Figs. 3 and 4).

The CD54HC40105 and CD54HCT40105 are supplied in 16-lead hermetic dual-in-line frit-seal ceramic packages (F suffix). The CD74HC40105 and CD74HCT40105 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):	-0.5 to +7 V
(Voltages referenced to ground)	
DC INPUT DIODE CURRENT, I _{IK} (FOR V _i < -0.5 V OR V _i > V _{CC} +0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _o < -0.5 V OR V _o > V _{CC} +0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{CC} +0.5 V)	±25 mA
DC V _{CC} OR GROUND CURRENT (I _{CC})	±50 mA
POWER DISSIPATION PER PACKAGE (P _o):		
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):		
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +85°C
STORAGE TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)		
with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V _i , V _o	0	V _{CC}	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t _r , t _f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC40105 CD54/74HCT40105





Fig. 1 - Functional block diagram.

TERMINAL ASSIGNMENT




Fig. 2 - Logic diagram.

CD54/74HC40105 CD54/74HCT40105

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC40105/CD54HC40105										CD74HCT40105/CD54HCT40105								UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage	V _{IH}		2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5									
			6	4.2	—	—	4.2	—	4.2	—	—										
Low-Level Input Voltage	V _{IL}		2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5									
			6	—	—	1.8	—	1.8	—	1.8	—										
High-Level Output Voltage	V _{OH}	V _{IL} or -0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V
CMOS Loads	V _{IH}	V _{IH}	6	5.9	—	—	5.9	—	5.9	—	V _{IH}										
TTL Loads	V _{IL} or V _{IH}	V _{IL} or V _{IH}	4	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V
			-5.2	6	5.48	—	—	5.34	—	5.2	—										
Low-Level Output Voltage	V _{OL}	V _{IL} or 0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V
CMOS Loads	V _{IH}	V _{IH}	6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}									
TTL Loads	V _{IL} or V _{IH}	V _{IL} or V _{IH}	4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V
			5.2	6	—	—	0.26	—	0.33	—	0.4										
Input Leakage Current	I _I	V _{CC} or Gnd	6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	µA
Quiescent Device Current	I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	µA
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	µA
3-State Leakage Current	I _{OZ}	V _{IL} or V _{IH}	V _O =V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	µA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
\overline{OE}	0.75
SI, \overline{SO}	0.4
Dn	0.3
MR	1.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 µA max. @ 25°C.

CD54/74HC40105 CD54/74HCT40105

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	C _L (pF)	TYPICAL		UNITS
			HC	HCT	
Propagation Delay	t _{PLH} t _{PHL}	15			ns
MR to DIR, DOR			15	15	
SO to Qn			35	35	
SI to DIR			18	18	
SO to DOR	t _{PHL}		18	18	
Maximum SI, SO Frequency	f _{max.}	15	32	32	MHz
Power Dissipation Capacitance*	C _{PD}	—	83	83	pF

*C_{PD} is used to determine the dynamic power consumption, per package.
 PD = C_{PD} V_{CC}² f_i + Σ (C_L V_{CC}² f_o) where: f_i = input frequency
 f_o = output frequency
 C_L = output load capacitance
 V_{CC} = supply voltage


PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS	V _{CC} (V)	LIMITS												UNITS
			25° C				-40° C to +85° C				-55° C to +125° C				
			HC		HCT		74HC		74HCT		54HC		54HCT		
Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.				
SI Pulse Width: HIGH or LOW	t _w Fig. 6	2	80	—	—	—	100	—	—	—	120	—	—	ns	
		4.5	16	—	16	—	20	—	20	—	24	—	24		
		6	14	—	—	—	17	—	—	—	20	—	—		
SO Pulse Width HIGH or LOW	t _w Fig. 7	2	120	—	—	—	150	—	—	—	180	—	—	ns	
		4.5	24	—	16	—	30	—	20	—	36	—	24		
		6	20	—	—	—	26	—	—	—	31	—	—		
DIR Pulse Width HIGH or LOW	t _w Fig. 6	2	200	—	—	—	250	—	—	—	300	—	—	ns	
		4.5	40	—	40	—	50	—	50	—	60	—	60		
		6	34	—	—	—	43	—	—	—	51	—	—		
DOR Pulse Width HIGH or LOW	t _w Fig. 7	2	200	—	—	—	250	—	—	—	300	—	—	ns	
		4.5	40	—	40	—	50	—	50	—	60	—	60		
		6	34	—	—	—	43	—	—	—	51	—	—		
MR Pulse Width HIGH	t _w Fig. 5	2	120	—	—	—	150	—	—	—	180	—	—	ns	
		4.5	24	—	24	—	30	—	30	—	36	—	36		
		6	20	—	—	—	26	—	—	—	31	—	—		
Removal Time MR to SI	t _{REM} Fig. 12	2	50	—	—	—	65	—	—	—	75	—	—	ns	
		4.5	10	—	15	—	13	—	19	—	15	—	22		
		6	9	—	—	—	11	—	—	—	13	—	—		
Setup Time Dn to SI	t _{SU} Fig. 13	2	5	—	—	—	5	—	—	—	5	—	—	ns	
		4.5	5	—	0	—	5	—	0	—	5	—	0		
		6	5	—	—	—	5	—	—	—	5	—	—		
Hold Time Dn to SI	t _H Fig. 13	2	125	—	—	—	155	—	—	—	190	—	—	ns	
		4.5	25	—	25	—	31	—	31	—	38	—	38		
		6	21	—	—	—	26	—	—	—	32	—	—		
Maximum Pulse Frequency SI, SO	f _{MAX} Figs. 6, 7	2	3	—	—	—	2	—	—	—	2	—	—	MHz	
		4.5	15	—	15	—	12	—	12	—	10	—	10		
		6	18	—	—	—	14	—	—	—	12	—	—		

CD54/74HC40105 CD54/74HCT40105

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r = 6 ns)

CHARACTERISTIC	V _{CC} (V)	LIMITS												UNITS	
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, MR to DIR, DOR	t _{PHL}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t _{PLH}	4.5	—	35	—	36	—	44	—	45	—	53	—	54	
	Fig. 5	6	—	30	—	—	—	37	—	—	—	45	—	—	
Propagation Delay, SI to DIR	t _{PHL}	2	—	210	—	—	—	265	—	—	—	315	—	—	ns
		4.5	—	42	—	42	—	53	—	53	—	63	—	63	
	Fig. 6	6	—	36	—	—	—	45	—	—	—	54	—	—	
Propagation Delay, SO to DOR	t _{PHL}	2	—	210	—	—	—	265	—	—	—	315	—	—	ns
		4.5	—	42	—	42	—	53	—	53	—	63	—	63	
	Fig. 7	6	—	36	—	—	—	45	—	—	—	54	—	—	
Propagation Delay, SO to Qn	t _{PHL}	2	—	400	—	—	—	500	—	—	—	600	—	—	ns
	t _{PLH}	4.5	—	80	—	80	—	100	—	100	—	120	—	120	
	Fig. 8	6	—	68	—	—	—	85	—	—	—	102	—	—	
Propagation Delay/ Ripple thru Delay SI to DOR	t _{PLH}	2	—	2000	—	—	—	2500	—	—	—	3000	—	—	ns
		4.5	—	400	—	400	—	500	—	500	—	600	—	600	
	Fig. 9	6	—	340	—	—	—	425	—	—	—	510	—	—	
Propagation Delay/ Ripple thru Delay SO to DIR	t _{PLH}	2	—	2500	—	—	—	3125	—	—	—	3750	—	—	ns
		4.5	—	500	—	500	—	625	—	625	—	750	—	750	
	Fig. 10	6	—	425	—	—	—	532	—	—	—	638	—	—	
Propagation Delay/ Ripple thru Delay SI to Qn	t _{PHL}	2	—	1500	—	—	—	1900	—	—	—	2250	—	—	ns
	t _{PLH}	4.5	—	300	—	300	—	380	—	380	—	450	—	450	
		6	—	260	—	—	—	330	—	—	—	380	—	—	
3-State Output Enable	t _{PZH}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t _{PZL}	4.5	—	30	—	35	—	38	—	44	—	45	—	53	
	Fig. 11	6	—	26	—	—	—	33	—	—	—	38	—	—	
3-State Output Disable	t _{PHZ}	2	—	140	—	—	—	175	—	—	—	210	—	—	ns
	t _{PLZ}	4.5	—	28	—	30	—	35	—	38	—	42	—	45	
	Fig. 11	6	—	24	—	—	—	30	—	—	—	36	—	—	
Output Transition Time	t _{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t _{TLH}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
	Fig. 8	6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C _o	—	—	15	—	15	—	15	—	15	—	15	—	15	



#MASTER RESET pulse must be applied when cascading by 16 N bits.

92CS-40243

Fig. 3 - Expansion, 4-bits wide by 16 N-bits long.

CD54/74HC40105 CD54/74HCT40105




Fig. 4 - Expansion, 8-bits wide by 16 N-bits long using HC/HCT40105.

AC WAVEFORMS




Fig. 5 - Waveforms showing the MR input to DIR, DOR output propagation delays and the MR pulse width.




Fig. 6 - Waveforms showing the SI input to DIR output propagation delay. The SI, DIR pulse widths and SI maximum pulse frequency.




Fig. 7 - Waveforms showing the \overline{SO} input to DOR output propagation delay. The \overline{SO} , DOR pulse widths and \overline{SO} maximum pulse frequency.




Fig. 8 - Waveforms showing \overline{SO} input to Q_n output propagation delays and output transition time.

CD54/74HC40105 CD54/74HCT40105

AC WAVEFORMS (Cont'd)




Fig. 9 - Waveforms showing the SI input to DOR output propagation/ripple-through delay.




Fig. 10 - Waveforms showing the $\overline{S_O}$ input to DIR output propagation/ripple-through delay.




Fig. 11 - Waveforms showing the 3-state enable and disable times for input \overline{OE} .





Fig. 12 - Waveforms showing the MR input to SI input removal time.



NOTE
THE SHADED AREAS INDICATE WHEN THE INPUT IS PERMITTED TO CHANGE FOR PREDICTABLE OUTPUT PERFORMANCE. 92CS-40250

Fig. 13 - Waveforms showing hold and set-up times for D_n input to SI input.

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

CD54/74HC40105 CD54/74HCT40105

• DATA VALID GOES TO HIGH LEVEL IN ADVANCE OF THE DATA OUT BY A MAXIMUM OF 38 ns AT $V_{CC} = 4.5$ V, FOR $C_L = 50$ pF AND $T_A = 25^\circ\text{C}$





Fig. 14 - Timing diagram for the CD54/74HC/HCT40105.

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM AND TERMINAL ASSIGNMENT

Hex Inverter

Type Features:

- Typical propagation delay=6 ns @ $V_{CC}=5 V$
 $C_L=15 pF, T_A=25^\circ C$, fastest part in QMOS line
- Wide operating temperature range:
CD74HCU04: $-40^\circ C$ to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics

The RCA-CD54/74HCU04 unbuffered hex inverter utilizes silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. These devices are especially useful in crystal oscillator and analog applications. Figs. 4 and 5 are supplied as design information for the above applications.

The CD54HCU04 is supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HCU04 is supplied in 14-lead dual-in-line plastic packages (E suffix). The CD74HCU04 is supplied in 14-lead dual-in-line surface mount plastic packages (M suffix). These types are also available in chip form (H suffix).

- CD54HCU04/CD74HCU04 types:
2 to 6 V operation
High noise immunity: $N_{IL}=20\%$,
 $N_{IH}=30\%$ of V_{CC} ; @ $V_{CC}=5 V$
- CMOS input compatibility
 $I_I \leq 1 \mu A$ @ V_{OL}, V_{OH}




Fig. 1 - Logic diagram.




Fig. 2 - Inverter schematic.

CD54/74HCU04

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}): (Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT, (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC} .*	2	6	V
DC Input or Output Voltage, V_i , V_o	0	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	$^\circ$ C
CD54 Types	-55	+125	
Input Rise and Fall Times, t_r , t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HCU04

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	CD54HCU04		CD74HCU04		CD74HCU04		CD54HCU04		UNITS	
		V _I V	I _O mA	V _{CC} V	+25°C		-40°C to +85°C		-55°C to +125°C		
					Min.	Max.	Min.	Max.	Min.		Max.
High-Level Input Voltage V _{IH}	—	—	2	1.7	—	1.7	—	1.7	—	V	
			4.5	3.6	—	3.6	—	3.6	—		
			6	4.8	—	4.8	—	4.8	—		
Low-Level Input Voltage V _{IL}	—	—	2	—	0.3	—	0.3	—	0.3	V	
			4.5	—	0.8	—	0.8	—	0.8		
			6	—	1.1	—	1.1	—	1.1		
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.8	—	1.8	—	1.8	—	V	
			4.5	4	—	4	—	4	—		
			6	5.5	—	5.5	—	5.5	—		
			V _{CC} or Gnd	-4	4.5	3.98	—	3.84	—		3.7
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02	2	—	0.2	—	0.2	—	0.2	V	
			4.5	—	0.5	—	0.5	—	0.5		
			6	—	0.5	—	0.5	—	0.5		
			V _{CC} or Gnd	4	4.5	—	0.26	—	0.33		—
Input Leakage Current I _I	V _{CC} or Gnd	—	6	—	±0.1	—	±1	—	±1	μA	
			6	—	2	—	20	—	40		
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	2	—	20	—	40	μA	

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	TYPICAL VALUES	UNITS
		CD54/74U04	
Propagation Delay, Data Input to Output Y (Fig. 3) (C _L = 15 pF)	t _{PLH} t _{PHL}	5	ns
Power Dissipation Capacitance*	C _{PD}	14	pF

*C_{PD} is used to determine the dynamic power consumption, per inverter when:


$$P_D = V_{CC}^2 f_i (C_{PD} + C_L)$$

C_L = output load capacitance

V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25°C		-40°C to +85°C		-55°C to +125°C		UNITS
			CD54/74HCU04		CD74HCU04		CD54HCU04		
			Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Input to Output (See Fig. 3)	t _{PLH}	2	—	70	—	90	—	105	ns
	t _{PHL}	4.5	—	14	—	18	—	21	
		6	—	12	—	15	—	18	
Transition Times (Fig. 3)	t _{TLH}	2	—	75	—	95	—	110	ns
	t _{THL}	4.5	—	15	—	19	—	22	
		6	—	13	—	16	—	19	
Input Capacitance	C _I	—	See Fig. 5						



92CS-38377

Fig. 3 - Propagation delay and transition times.

**DESIGN INFORMATION FOR CRYSTAL OSCILLATOR
 AND ANALOG APPLICATIONS**




Fig. 4 - Typical inverter supply current as a function of input voltage.




Fig. 5 - Input capacitance as a function of input voltage.

FCT Bus-Interface Family —
TTL Backplane-Interface Logic
Family in Small-geometry BiMos Technology



FCT PRODUCTS FOR BACKPLANE-INTERFACE APPLICATIONS

RCA FCT products are developed to provide a reliable interface with modern high-speed backplanes. The FCT types vastly reduce power consumption, avoid bus contention, minimize switching noise, and provide outputs that are specifically tailored to interface with VME buses or their equivalents.

The speed of the FCT family is comparable to that of bipolar FAST types. Sink current ranges from 48 milliamperes to 64 milliamperes depending on product type. Fully populated buses, such as the 21-slot VME can be reliably interfaced. Products are most economically packaged in plastic DIP and gull-wing surface-mount pinouts. As with RCA's AC/ACT family of logic devices, simultaneous switching transients are controlled to levels comparable to similar bipolar logic functions (1 volt peak area for octal ground bounce).

FCT products, the modern standard for backplane-interface applications, meet or exceed published JEDEC industry-standard No. 18 specifications. FCT products clearly are the low-power backplane interface needed in the rapidly growing down-sized computer world, where low operating power and virtually zero standby power are essential requirements.

The two competitive bipolar families, FAST and the BCT compared with FCT products, are 200 times higher in quiescent power consumption and 15 times higher in operating power consumption at a continuous five megahertz operation. This comparison is illustrated on page 635.

The ratio of sink-to-source current and the absence of diodes clamped to the supply rail at the I/O ports eliminate or minimize bus contention and permit low power-down-mode operation.

Table I lists types and type numbers.

FCT Features Speed

Competitive with similar bipolar F/AS TTL functions. Typical delay is 3.5 nanoseconds.

Sink/Source Current

All types have sink and source currents meeting VME, multibus, etc standards. Output edges are monotonic through the TTL switch point with fully populated backplanes. A BiMOS output driver stage is used.

Simultaneous Switching Transient

(Ground bounce) Competitive with similar bipolar TTL and CMOS products. Output swing is 3.5 volts. Controlled output-edge rate.

Operating and Standby Power Pinout

Ultra-low pure CMOS operating power and standby power of almost zero. Standard

FCT Benefits

Swift delay requirements dictated by modern control-system backplane-interface logic present no problems.

Optimized output drives minimize backplane reflections in worst-case situations.

EMI and RFI emissions minimized. Good signal-pulse integrity.

Meets low-power needs of down-sized computers without fans, etc. Low battery drain.

Provided in minimum and most economically sized DIP and SOP.

Minimum CAD/CAM, burn-in board, and PC-board real-estate costs with no performance sacrifice.

Table I - FCT Types

Buffers

CD54/74FCT240	CD54/74FCT241	CD54/74FCT244	CD54/74FCT540
CD54/74FCT541	CD54/74FCT827A	CD54/74FCT828A	

Transceivers

CD54/74FCT245	CD54/74FCT543	CD54/74FCT544	CD54/74FCT623
CD54/74FCT640	CD54/74FCT643	CD54/74FCT646	CD54/74FCT647
CD54/74FCT648	CD54/74FCT649	CD54/74FCT651	CD54/74FCT652
CD54/74FCT653	CD54/74FCT654	CD54/74FCT861A	CD54/74FCT862A
CD54/74FCT863A	CD54/74FCT864A	CD54/74FCT2952A	CD54/74FCT2953A
CD54/74FCT7623			

Latches


CD54/74FCT373	CD54/74FCT533	CD54/74FCT563	CD54/74FCT573
CD54/74FCT841A	CD54/74FCT842A	CD54/74FCT843A	CD54/74FCT844A

Registers

CD54/74FCT377	CD54/74FCT818	CD54/74FCT821A	CD54/74FCT822A
CD54/74FCT823A	CD54/74FCT824A	CD54/74FCT29520A	CD54/74FCT29521A

Flip-Flops

CD54/74FCT273	CD54/74FCT374	CD54/74FCT534	CD54/74FCT564
CD54/74FCT574			



Comparison of power consumption for an octal transceiver type.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{CC})	-0.5 to 6 V
DC INPUT DIODE CURRENT, I_{IK} (for $V_I < -0.5$ V)	-20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (for $V_O < -0.5$ V)	-50 mA
DC OUTPUT SINK CURRENT per Output Pin, I_O	+70 mA
DC OUTPUT SOURCE CURRENT per Output Pin, I_{O1}	-30 mA
DC V_{CC} CURRENT (I_{CC})	$N(I_{OH}) + M(\Delta I_{CC})$ mA
DC GROUND CURRENT (I_{GND})	$N(I_{OL}) + M(\Delta I_{CC})$ mA

where N = No. of outputs
M = No. of inputs

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE E, M	-55 to $+125^\circ\text{C}$
-------------------	-------	-----------------------------

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s maximum	$+265^\circ\text{C}$
Unit inserted into PC board min. thickness $1/16$ in. (1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range, V_{CC}^* : $T_A = 0$ to 70°C $T_A = -55$ to $+125^\circ\text{C}$	4.75 4.5	5.25 5.5	V
DC Input or Output Voltage, V_I, V_O	0	V_{CC}	V
Operating Temperature, T_A	-55	+125	$^\circ\text{C}$
Input Rise and Fall Slew Rate, dt/dv	0	10	ns/V

*Unless otherwise specified, all voltages are referenced to ground.

STATIC ELECTRICAL CHARACTERISTICS

FCT Series:

74FCT Commercial Temperature Range, 0 to 70°C.
54FCT Extended Industrial Temperature Range, -55 to +125°C.

V_{CC} max = 5.25 V
V_{CC} min = 4.75 V
V_{CC} max = 5.5 V
V_{CC} min = 4.5 V

CHARACTERISTICS	TEST CONDITIONS		V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C						UNITS
				+25		0 to +70		-55 to +125		
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V _{IH}		4.5 to 5.5	2	—	2	—	2	—	V
Low-Level Input Voltage	V _{IL}		4.5 to 5.5	—	0.8	—	0.8	—	0.8	V
High-Level Output Voltage	V _{OH}	V _{IH} or V _{IL}	MIN.	2.4	—	2.4	—	—	—	V
				2.4	—	—	—	2.4	—	
Low-Level Output Voltage	V _{OL}	V _{IH} or V _{IL}	MIN.	—	0.55	—	0.55	—	—	V
				—	0.55	—	—	—	0.55	
High-Level Input Current	I _{IH}	V _{CC}	MAX.	—	0.1	—	1	—	1	μA
Low-Level Input Current	I _{IL}	GND	MAX.	—	-0.1	—	-1	—	-1	μA
3-State Leakage Current	I _{OZH}	V _{CC}	MAX.	—	0.5	—	10	—	10	μA
	I _{OZL}	GND	MAX.	—	-0.5	—	-10	—	-10	
Short-Circuit Output Current*	I _{OS}	V _{CC} OR GND V _O = 0	MAX.	-60#	—	-60#	—	-60#	—	mA
Input Clamp Voltage	V _{IK}	V _{CC} OR GND	MIN.	—	-1.2	—	-1.2	—	-1.2	V
Quiescent Supply Current, MSI	I _{CC}	V _{CC} OR GND	MAX.	—	8	—	80	—	500	μA
Additional Quiescent Supply Current per Input Pin TTL Inputs High 1 Unit Load	ΔI _{CC}	3.4 V†	MAX.	—	1.6	—	1.6	—	2	mA

*Not more than one output should be shorted at one time. Test duration should not exceed 100 ms.



†Inputs that are not measured are at V_{CC} or Gnd.

FCT Input Loading: All inputs are 1 unit load. Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 1.6 mA max. @ 70°C.

#Values are for FCT240 types (see "Output Capabilities" and Table II for I_{OS}, I_{OL}, and I_{OH} for other types.)

SWITCHING WAVEFORMS FOR 54/74FCTXXX

Shown below is the FCT test circuit. A Thevenin equivalent may be used for output loading.



92CS-43174

Output Requirement:

Device must follow truth table.

$V_{OL} \leq 0.55 V$

$V_{OH} \geq 2.4 V$

Input Condition:

$t_r = t_f \leq 2.5 ns$ (as fast as required)

Standard Output Loading:

$R_L = 500 \Omega$

$C_L = 50 pF$

TEST	SWITCH POSITION
t_{PLZ} t_{PZL} OPEN DRAIN	CLOSED
t_{PHZ} t_{PZH} t_{PLH} t_{PHL}	OPEN

Input pulse width.

Definitions:


C_L = Load capacitance includes jig and probe capacitance.

R_T = Termination should be equal to Z_{OUT} of the pulse generator. (Typically 50 Ω).

$V_{IN} = 0 V$ to 3 V


Input: $t_r = t_f = 2.5 ns$ (10% to 90%) unless otherwise specified.

Test circuit.



92CS-43175

Propagation delay times.




92CS-43173

Setup, hold, and removal times.


SWITCHING WAVEFORMS FOR 54/74FCTXXX (CONT'D)

ENABLE TIMES



92CS-43177

DISABLE TIMES



92CS-43176

Output enable and disable times.

OUTPUT CAPABILITIES

Because of the numerous applications for 54/74FCT types, the output specifications are derived from the LOW drive and HIGH drive tables below. Any I_{OL} type category may be combined with any I_{OH} and I_{OS} type category to specify the output drive. Refer to Table II for device type categories.

Minimum Output at Low Drive (I_{OL}); $V_{CC} = \min$

Type Category	Low-Level Output Voltage V_{OL} (V)	Minimum Low-Level Output Current I_{OL} (mA)	
		COM'L	MIL
3	0.55	48	32
4	0.55	64	48

Minimum Output at High Drive (I_{OH}); $V_{CC} = \min$

Type Category	High-Level Output Voltage V_{OH} (V)	Minimum High-Level Output Current I_{OH} (mA)	
		COM'L	MIL
1	2.4	-15	-12
2	2.4	-24	-20

Minimum Output at Short Circuit (I_{OS}); $V_{CC} = \max$

Type Category	Output Voltage V_O (V)	Minimum Short-Circuit Output Current I_{OS} (mA)	
		COM'L	MIL
1	0.0	-60	-60
2	0.0	-75	-75

Table II - Output Drive for 54/74FCTXXX

Device Number	I_{OH} Output Type	I_{OL} Output Type
54/74FCT240	1	4
54/74FCT241	1	4
54/74FCT244	1	4
54/74FCT245	1	4
54/74FCT273	1	3
54/74FCT373	1	3
54/74FCT374	1	3
54/74FCT377	1	3
54/74FCT533	1	3
54/74FCT534	1	3
54/74FCT540	1	4
54/74FCT541	1	4
54/74FCT563	1	3
54/74FCT564	1	3
54/74FCT573	1	3
54/74FCT574	1	3
54/74FCT623/7623	1	4
54/74FCT646	1	4
54/74FCT647	1	4
54/74FCT648	1	4
54/74FCT649	1	4
54/74FCT651	1	4
54/74FCT652	1	4
54/74FCT653	1	4
54/74FCT654	1	4
54/74FCT821-824	2	3
54/74FCT827/828	2	3
54/74FCT841-844	2	3
54/74FCT861-864	2	3
54/74FCT2952A	2	4
54/74FCT2953A	2	4
54/74FCT29520A	1	3
54/74FCT29521A	1	3

PRELIMINARY SWITCHING-SPEED LIMITS

This section gives the preliminary switching-speed parameter limits for the FCT types. The limits are given for each type grouped by generic function. Table III covers bus drivers, buffers, and transceivers. Table IV covers flip-flops and registers. Table V covers latches.

In the tables, individual parameter limits are given for each device type along with descriptive symbols for each parameter. All limit values are in nanoseconds. Generic pin names are used and no distinctions are made for inverting or non-inverting outputs unless noted.

For each entry two limit values are shown separated by a slash, e.g. a/b. Limit a applies to the commercial temperature range 0 to 70°C with $V_{CC} = 5.0 \pm 0.25$ volts. Limit b applies to the MIL temperature range of -55°C to +125°C with $V_{CC} = 5.0 \pm 0.5$ volts. Plastic DIP and SOP packaged parts (74 series) are applicable for both temperature ranges. The 54 series devices will apply only to the MIL ceramic packaged parts when available. A dash (—) indicates that the parameter is not specified or does not exist for a given device.

It should be noted that these preliminary speed limits are design objectives and are subject to possible minor changes.

Table III - Switching Parameters for Bus Drivers, Buffers, and Transceivers

Type Number	Descriptive Symbol	COM'L/MIL Limits (ns)	Type Number	Descriptive Symbol	COM'L/MIL Limits (ns)
CD54/74FCT240	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	8.0/9.0	CD54/74FCT648 (cont'd)	t_{PZH}, t_{PZL} $\overline{G}/DIR \rightarrow BUS$	15.0/18.0
CD54/74FCT241	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	6.5/7.0		t_{PHZ}, t_{PLZ} $\overline{G}/DIR \rightarrow BUS$	9.0/11.0
CD54/74FCT244	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	6.5/7.0		t_{su}	4.0/4.5
CD54/74FCT245	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	7.0/7.5		t_h	2.0/2.0
CD54/74FCT540	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	8.5/9.5		t_{pw}	6.0/6.0
CD54/74FCT541	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	8.0/9.0	CD54/74FCT651	t_{PLH}, t_{PHL} BUS \rightarrow BUS	9.0/10.0
CD54/74FCT623	t_{PLH}, t_{PHL} $A_n/B_n \rightarrow Y_n$	7.0/7.5		t_{PLH}, t_{PHL} CL \rightarrow BUS	9.0/11.0
	t_{PZH}, t_{PZL} G, $\overline{G} \rightarrow O$	9.5/10.0		t_{PLH}, t_{PHL} Sel \rightarrow BUS	11.0/12.0
	t_{PHZ}, t_{PLZ} G, $\overline{G} \rightarrow O$	7.5/10.0		t_{PZH}, t_{PZL} $\overline{G}/DIR \rightarrow BUS$	10.0/12.0
CD54/74FCT646	t_{PLH}, t_{PHL} BUS \rightarrow BUS	9.0/11.0		t_{PHZ}, t_{PLZ} $\overline{G}/DIR \rightarrow BUS$	10.0/12.0
	t_{PLH}, t_{PHL} CL \rightarrow BUS	9.0/10.0		t_{su}	4.0/4.5
	t_{PLH}, t_{PHL} Sel \rightarrow BUS	11.0/12.0		t_h	2.0/2.0
	t_{PZH}, t_{PZL} $\overline{G}/DIR \rightarrow BUS$	14.0/15.0		t_{pw}	6.0/6.0
	t_{PHZ}, t_{PLZ} $\overline{G}/DIR \rightarrow BUS$	9.0/11.0	CD54/74FCT652	t_{PLH}, t_{PHL} BUS \rightarrow BUS	9.0/10.0
	t_{su}	4.0/4.5		t_{PLH}, t_{PHL} CL \rightarrow BUS	9.0/11.0
	t_h	2.0/2.0		t_{PLH}, t_{PHL} Sel \rightarrow BUS	11.0/12.0
	t_{pw}	6.0/6.0		t_{PZH}, t_{PZL} $\overline{G}/DIR \rightarrow BUS$	10.0/12.0
CD54/74FCT648	t_{PLH}, t_{PHL} BUS \rightarrow BUS	8.0/9.0		t_{PHZ}, t_{PLZ} $\overline{G}/DIR \rightarrow BUS$	10.0/12.0
	t_{PLH}, t_{PHL} CL \rightarrow BUS	9.0/10.0		t_{su}	4.0/4.5
	t_{PLH}, t_{PHL} Sel \rightarrow BUS	11.0/12.0		t_h	2.0/2.0
				t_{pw}	6.0/6.0
			CD54/74FCT827A	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	8.0/10.0

Table III - Switching Parameters for Bus Drivers, Buffers, and Transceivers (Cont'd)

Type Number	Descriptive Symbol	COM'L/MIL Limits (ns)	Type Number	Descriptive Symbol	COM'L/MIL Limits (ns)
CD54/74FCT827A (cont'd)	t_{PLZ}, t_{PHZ} G→O	17.0/19.0	CD54/74FCT862A (cont'd)	t_{PZL}, t_{PZH} G→O	15.0/17.0
	t_{PZL}, t_{PZH} G→O	15.0/17.0	CD54/74FCT863A	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	8.0/10.0
CD54/74FCT828A	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	7.5/9.5		t_{PLZ}, t_{PHZ} G→O	17.0/19.0
	t_{PLZ}, t_{PHZ} G→O	17.0/19.0		t_{PZL}, t_{PZH} G→O	15.0/17.0
	t_{PZL}, t_{PZH} G→O	15.0/17.0	CD54/74FCT864A	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	7.5/9.5
CD54/74FCT861A	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	8.0/10.0		t_{PLZ}, t_{PHZ} G→O	17.0/19.0
	t_{PLZ}, t_{PHZ} G→O	17.0/19.0		t_{PZL}, t_{PZH} G→O	15.0/17.0
	t_{PZL}, t_{PZH} G→O	15.0/17.0	CD54/74FCT7623	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	7.0/7.5
CD54/74FCT862A	t_{PLH}, t_{PHL} $A_n \rightarrow Y_n$	7.5/9.5		t_{PLZ} $B_n \rightarrow Y_n$	13.0/13.5
	t_{PLZ}, t_{PHZ} G→O	17.0/19.0		t_{PZL} $B_n \rightarrow Y_n$	7.0/7.5

Table IV - Switching Parameters for Flip-Flops and Registers

Type Number	Descriptive Symbol	COM'L/MIL Limits (ns)	Type Number	Descriptive Symbol	COM'L/MIL Limits (ns)
CD54/74FCT273	t_{PLH}, t_{PHL} CK→Q	13.0/15.0	CD54/74FCT534 (cont'd)	t_h CK→D, J, K	1.5/1.5
	t_{PLH}, t_{PHL} R, S→Q	13.0/15.0		$t_w(CK)$	7.0/7.0
	t_{su} D, J, K→CK	3.0/3.5		t_{su} CE→CK	—
	t_h CK→D, J, K	2.0/2.0	CD54/74FCT564	t_h CE→CK	—
	t_{rem} R, S→CK	4.0/5.0		t_{PLH}, t_{PHL} CK→Q	10.0/11.0
	$t_w(CK)$	7.0/7.0		t_{su} D, J, K→CK	2.0/2.5
	$t_w(R, S)$	7.0/7.0		t_h CK→D, J, K	2.0/2.5
	CD54/74FCT374	t_{PLH}, t_{PHL} CK→Q		10.0/11.0	$t_w(CK)$
		t_{su} D, J, K→CK	2.0/2.5	t_{su} CE→CK	—
		t_h CK→D, J, K	2.0/2.0	t_h CE→CK	—
CD54/74FCT534	$t_w(CK)$	7.0/7.0	CD54/74FCT574	t_{PLH}, t_{PHL} CK→Q, Q	10.0/11.0
	t_{PLH}, t_{PHL} CK→Q	10.0/11.0		t_{su} D, J, K→CK	2.0/2.5
	t_{su} D, J, K→CK	2.0/2.5		t_h CK→D, J, K	2.0/2.0

Table IV - Switching Parameters for Flip-Flops and Registers (Cont'd)

Type Number	Descriptive Symbol	COM'L/MIL Limits (ns)	Type Number	Descriptive Symbol	COM'L/MIL Limits (ns)
CD54/74FCT574 (cont'd)	$t_w(CK)$	7.0/7.0	CD54/74FCT823A (cont'd)	t_h CK→D,J,K	2.0/2.0
	t_{PLZ}, t_{PHZ} G→O	8.0/8.0		t_{rem} R,S→CK	7.0/7.0
	t_{PZL}, t_{PZH} G→O	12.5/14.0		$t_w(CK)$	7.0/7.0
CD54/74FCT821A	t_{PLH}, t_{PHL} CK→Q,Q	12.0/12.0	$t_w(R,S)$	7.0/7.0	
	t_{su} D,J,K→CK	4.0/4.0	t_{su} CE→CK	4.0/4.0	
	t_h CK→D,J,K	2.0/2.0	t_h CE→CK	2.0/2.0	
	$t_w(CK)$	7.0/7.0	t_{PLZ}, t_{PHZ} G→O	16.0/18.0	
	t_{PLZ}, t_{PHZ} G→O	9.0/10.0	t_{PZL}, t_{PZH} G→O	14.0/15.0	
CD54/74FCT822A	t_{PZL}, t_{PZH} G→O	14.0/15.0	CD54/74FCT824A	t_{PLH}, t_{PHL} CK→Q,Q	12.0/12.0
	t_{PLH}, t_{PHL} CK→Q,Q	12.0/12.0		t_{PLH}, t_{PHL} R,S→Q,Q	20.0/20.0
	t_{su} D,J,K→CK	4.0/4.0		t_{su} D,J,K→CK	4.0/4.0
	t_h CK→D,J,K	2.0/2.0		t_h CK→D,J,K	2.0/2.0
	$t_w(CK)$	7.0/7.0		t_{rem} R,S→CK	7.0/7.0
CD54/74FCT823A	t_{PLZ}, t_{PHZ} G→O	9.0/10.0	$t_w(CK)$	7.0/7.0	
	t_{PZL}, t_{PZH} G→O	14.0/15.0	$t_w(R,S)$	7.0/7.0	
	t_{PLH}, t_{PHL} CK→Q,Q	12.0/12.0	t_{su} CE→CK	4.0/4.0	
	t_{PLH}, t_{PHL} R,S→Q,Q	20.0/20.0	t_h CE→CK	2.0/2.0	
	t_{su} D,J,K→CK	4.0/4.0	t_{PLZ}, t_{PHZ} G→O	16.0/18.0	
			t_{PZL}, t_{PZH} G→O	14.0/15.0	

Table V - Switching Parameters for Latches

Type Number	Descriptive Symbol	COM'L/MIL Limits (ns)	Type Number	Descriptive Symbol	COM'L/MIL Limits (ns)
CD54/74FCT373	t_{PLH}, t_{PHL} D→Q	8.0/8.5	CD54/74FCT533	t_{PLH}, t_{PHL} D→Q	8.0/8.5
	t_{PLH}, t_{PHL} E→Q	13.0/15.0		t_{PLH}, t_{PHL} E→Q	13.0/14.0
	t_{su} D→E	2.0/2.0		t_{su} D→E	2.0/2.0
	t_h E→D	1.5/1.5		t_h E→D	1.5/1.5
	t_w (E)	6.0/6.0		t_w (E)	6.0/6.0

Table V - Switching Parameters for Latches (Cont'd)

Type Number	Descriptive Symbol	COM'L/MIL Limits (ns)	Type Number	Descriptive Symbol	COM'L/MIL Limits (ns)	
CD54/74FCT563	t_{PLH}, t_{PHL} D→Q	8.0/8.5	CD54/74FCT842 (cont'd)	t_{PLZ}, t_{PHZ} G→O	12.0/12.0	
	t_{PLH}, t_{PHL} E→Q	13.0/14.0		t_{PZL}, t_{PZH} G→O	14.0/15.0	
	t_{su} D→E	2.0/2.0	CD54/74FCT843	t_{PLH}, t_{PHL} D→Q	9.5/11.0	
	t_h E→D	1.5/1.5		t_{PLH}, t_{PHL} E→Q	12.0/16.0	
	t_w (E)	6.0/6.0		t_{su} D→E	2.5/2.5	
CD54/74FCT573	t_{PLH}, t_{PHL} D→Q	8.0/8.5	t_h E→D	2.5/3.0		
	t_{PLH}, t_{PHL} E→Q	13.0/15.0	t_w R,S	6.0/6.0		
	t_{su} D→E	2.0/2.0	t_{PLH}, t_{PHL} R,S→Q	13.0/15.0		
	t_h E→D	1.5/1.5	t_{REC}	14.0/17.0		
	t_w (E)	6.0/6.0	t_w R,S	8.0/9.0		
	t_{PLZ}, t_{PHZ} G→O	7.5/10.0	t_{PLZ}, t_{PHZ} G→O	12.0/12.0		
	t_{PZL}, t_{PZH} G→O	12.0/13.5	t_{PZL}, t_{PZH} G→O	14.0/15.0		
	CD54/74FCT841	t_{PLH}, t_{PHL} D→Q	9.5/11.0	CD54/74FCT844	t_{PLH}, t_{PHL} D→Q	10.0/12.0
		t_{PLH}, t_{PHL} E→Q	12.0/16.0		t_{PLH}, t_{PHL} E→Q	12.0/16.0
		t_{su} D→E	2.5/2.5		t_{su} D→E	2.5/2.5
t_h E→D		2.5/3.0	t_h E→D		2.5/3.0	
t_w (E)		6.0/6.0	t_w R,S		6.0/6.0	
CD54/74FCT842	t_{PLZ}, t_{PHZ} G→O	12.0/12.0	t_{PLH}, t_{PHL} R,S→Q	13.0/15.0		
	t_{PZL}, t_{PZH} G→O	14.0/15.0	t_{REC} PRE	14.0/17.0		
	t_{PLH}, t_{PHL} D→Q	10.0/12.0	t_w R,S	8.0/9.0		
	t_{PLH}, t_{PHL} E→Q	12.0/16.0	t_{PLZ}, t_{PHZ} G→O	12.0/12.0		
	t_{su} D→E	2.5/2.5	t_{PZL}, t_{PZH} G→O	14.0/15.0		
	t_h E→D	2.5/3.0				
	t_w (E)	6.0/6.0				

Advanced CMOS Logic



Advanced CMOS Logic, ACL, is the next step forward in the evolution of CMOS logic. It matches bipolar FAST* in speed, performance and logic type output drive, but at CMOS power levels.

Just as HC/HCT high-speed CMOS logic became an industry standard competing with LSTTL, ACL is expected to become an industry standard offered by a number of the leading CMOS logic suppliers. A JEDEC committee is currently working on specifications for a standardization of 54/74 AC/ACT devices.

Featuring < 3-ns gate propagation delays, ACL is the fastest CMOS logic yet available. (By contrast, the standard propa-

gation delay for CMOS logic is 95 ns, and for high-speed CMOS logic, 9 ns.) ACL can operate at more than 150 MHz. Output drive capability is 24 mA, compared with 6 mA for HC/HCT. This capability enables ACL to drive transmission lines, yet still generate the voltages necessary to operate the receiving logic devices safely.

Because of its low power consumption, ACL is potentially more reliable than bipolar logic. This quality should make ACL the technology of choice in a number of applications, including computers, peripherals, and telecommunications, and in portable and military equipment.

*FAST is a trademark of Fairchild Semiconductor Corp.

ACL TYPES •		DESCRIPTION	PINS
PLASTIC *	CERDIP *		
CD74AC/ACT00E,M	CD54AC/ACT00F	Quad 2-Input NAND Gate	14
CD74AC/ACT02E,M	CD54AC/ACT02F	Quad 2-Input NOR Gate	14
CD74AC/ACT04E,M	CD54AC/ACT04F	Hex Inverter/Buffer	14
CD74AC/ACT05E,M	CD54AC/ACT05F	Hex Inverter/Buffer with Open-Drain Outputs	14
CD74AC/ACT08E,M	CD54AC/ACT08F	Quad 2-Input AND Gate	14
CD74AC/ACT10E,M	CD54AC/ACT10F	Triple 3-Input NAND Gate	14
CD74AC/ACT20E,M	CD54AC/ACT20F	Dual 4-Input NAND Gate	14
CD74AC/ACT32E,M	CD54AC/ACT32F	Quad 2-Input OR Gate	14
CD74AC/ACT74E,M	CD54AC/ACT74F	Dual D-Type Flip-Flop w/SET and RESET	14
CD74AC/ACT86E,M	CD54AC/ACT86F	Quad 2-Input EXCLUSIVE-OR Gate	14
CD74AC/ACT109E,M	CD54AC/ACT109F	Dual J-K Flip-Flop w/SET and RESET	16
CD74AC/ACT112E,M	CD54AC/ACT112F	Dual J-K Flip-Flop w/SET and RESET	16
CD74AC/ACT138E,M	CD54AC/ACT138F	3-to-8 Line Decoder/Demultiplexer, Inverting	16
CD74AC/ACT139E,M	CD54AC/ACT139F	Dual 2-of-4 Line Decoder/Demultiplexer	16
CD74AC/ACT151E,M	CD54AC/ACT151F	8-Input Multiplexer	16
CD74AC/ACT153E,M	CD54AC/ACT153F	Dual 4-Input Multiplexer	16
CD74AC/ACT157E,M	CD54AC/ACT157F	Quad 2-Input Multiplexer	16
CD74AC/ACT158E,M	CD54AC/ACT158F	Quad 2-Input Multiplexer, Inverting	16
CD74AC/ACT161E,M	CD54AC/ACT161F	Synchronous 4-Bit Binary Counter, Asynchronous Reset	16
CD74AC/ACT163E,M	CD54AC/ACT163F	Synchronous 4-Bit Binary Counter, Synchronous Reset	16
CD74AC/ACT164E,M	CD54AC/ACT164F	8-Bit Serial-In Parallel-Out Shift Register	14
CD74AC/ACT174E,M	CD54AC/ACT174F	Hex D-Type Flip-Flop w/RESET	16
CD74AC/ACT175E,M	CD54AC/ACT175F	Quad 2-Type Flip-Flop w/RESET	16
CD74AC/ACT191E,M	CD54AC/ACT191F	Synchronous 4-Bit Binary Up/Down Counter	16
CD74AC/ACT193E,M	CD54AC/ACT193F	Synchronous 4-Bit Binary Up/Down Counter	16
CD74AC/ACT238E,M	CD54AC/ACT238F	3-to-8 Line Decoder/Demultiplexer	16
CD74AC/ACT240E,M	CD54AC/ACT240F	Octal Buffer Line Driver, 3-State, Inverting	20
CD74AC/ACT241E,M	CD54AC/ACT241F	Octal Buffer Line Driver, 3-State	20
CD74AC/ACT244E,M	CD54AC/ACT244F	Octal Buffer Line Driver, 3-State	20
CD74AC/ACT245E,M	CD54AC/ACT245F	Octal Bus Transceiver, 3-State	20
CD74AC/ACT251E,M	CD54AC/ACT251F	8-Input Multiplexer, 3-State	16
CD74AC/ACT253E,M	CD54AC/ACT253F	Dual 4-Input Multiplexer, 3-State	16
CD74AC/ACT257E,M	CD54AC/ACT257F	Quad 2-Input Multiplexer, 3-State	16
CD74AC/ACT258E,M	CD54AC/ACT258F	Quad 2-Line to 4-Line Data Selector	16
CD74AC/ACT273E,M	CD54AC/ACT273F	Octal D-Type Flip-Flop w/RESET	20
CD74AC/ACT280E,M	CD54AC/ACT280F	8-Bit Odd/Even Parity Generator/Checker	14
CD74AC/ACT283E,M	CD54AC/ACT283F	4-Bit Full Adder w/Fast Carry	16
CD74AC/ACT299E,M	CD54AC/ACT299F	8-Bit Universal Shift Register, 3-State	20
CD74AC/ACT323E,M	CD54AC/ACT323F	8-Bit Universal Shift Register, 3-State (with Synchronous Reset)	20
CD74AC/ACT373E,M	CD54AC/ACT373F	Octal Transparent Latch, 3-State	20
CD74AC/ACT374E,M	CD54AC/ACT374F	Octal D-Type Flip-Flop, 3-State	20
CD74AC/ACT533E,M	CD54AC/ACT533F	Octal Transparent Latch, 3-State, Inverting	20
CD74AC/ACT534E,M	CD54AC/ACT534F	Octal D-Type Flip-Flop, 3-State, Inverting	20
CD74AC/ACT540E,M	CD54AC/ACT540F	Octal Buffer Line Driver, 3-State, Inverting	20
CD74AC/ACT541E,M	CD54AC/ACT541F	Octal Buffer Line Driver, 3-State	20
CD74AC/ACT573E,M	CD54AC/ACT573F	Octal Transparent Latch, 3-State	20
CD74AC/ACT574E,M	CD54AC/ACT574F	Octal D-Type Flip-Flop, 3-State	20
CD74AC/ACT646E,M	CD54AC/ACT646F	Octal Bus Transceiver/Register, 3-State	24
CD74AC/ACT648E,M	CD54AC/ACT648F	Octal Bus Transceiver/Register, 3-State, Inverting	24
CD74AC/ACT7060E,M	CD54AC/ACT7060F	14-Stage Counter with Oscillator	20
CD74AC/ACT7202E,M	CD54AC/ACT7202F	1024 x 9-Bit Parallel In-Out FIFO	28
CD74AC/ACT7402E,M	CD54AC/ACT7402F	65 x 5-Bit FIFO	18

• Consult your local Sales Office for availability time frame and other details.

*Package Suffix: E - Dual-In-Line Plastic
F - Dual-In-Line Frit-Seal Ceramic
M - Surface Mount

Application Notes

Power Consumption in QMOS Logic Circuits

by R. Funk and B. Heinze

QMOS, RCA's high-speed CMOS-logic technology, offers users the best features of both CMOS and TTL technologies: the low-power consumption of CMOS and the fast speeds associated with LSTTL. This Application Note focuses on the primary QMOS feature, low power consumption. The causes of quiescent and dynamic power dissipation in HC and HCT QMOS devices are discussed. The formulas needed to compute the power dissipation in QMOS devices are presented along with sample calculations. A comparison is made of QMOS, LS, and ALS logic types relative to power dissipation.

The significant reduction in power consumption provided by a QMOS logic system compared with the equivalent LSTTL or ALSTTL counterpart design is the primary reason that QMOS is destined to be chosen for new designs and to replace LSTTL or ALSTTL parts in many existing designs. The replacement of LSTTL devices with HCT QMOS types¹ achieves power savings in existing designs where decreased power consumption and dissipation are a distinct advantage. In new designs, only QMOS logic lends itself to battery-operated portable equipment, such as portable (lap-held) personal computers, and the switch to QMOS is the major trend in PCs using all-CMOS RAMs, ROMs, and peripherals. All-QMOS designs can be powered down to 2-volts standby, increasing battery life. In nonportable designs, QMOS and CMOS LSI logic are also preferred to significantly reduce, in order of priority, cost, size, and weight. Cost reduction is the result of savings in the cost of supply regulators, the elimination of cooling fans and heat sinks, etc.

An equally powerful motivating force behind the use of logic components that dissipate lower power, such as QMOS, is the proven component and equipment reliability enhancement. The junction temperature of the ICs, as well

as the temperature of other equipment components (resistors and capacitors), is much reduced, thereby lengthening life. QMOS failure rates are currently measured at .0015%/1000 hours at 60% UCL for operation at +55° C.

Power consumption in a logic IC must be considered in both of the IC's operating modes, i.e., under static and dynamic conditions. QMOS devices consume only minute amounts of power under static (quiescent) conditions, making power consumed in the dynamic state the major contributor to total power consumption. TTL devices, on the other hand, consume significant amounts of power in the quiescent state, so much in fact, that power consumption in the dynamic state can be masked at frequencies as high as 20 MHz, depending on device complexity. At higher frequencies, the power consumed by TTL devices increases proportionately. Since integrated circuits typically spend a significant percentage of their time either in the quiescent state or operating at average frequencies below 2 MHz, QMOS devices can provide significant and often dramatic power savings.

QUIESCENT POWER CONSUMPTION

The quiescent power consumption of a logic IC is measured when the system input voltage, V_{in} , equals the device supply voltage, V_{cc} , or is at ground potential. Fig. 1(a) is used to illustrate this discussion. In the quiescent state, either the PMOS or NMOS transistor is fully off, and ideally no direct MOS transistor-channel path exists between V_{cc} and ground. In reality, however, thermally generated minority-charge carriers present in all reverse-biased diode junctions, Fig. 1(b), allow a very small power-supply leakage current to flow between V_{cc} and ground. In QMOS data sheets, this quiescent leakage current is specified as I_{cc} .




Fig. 1 - (a) Simple QMOS inverter circuit, (b) simple QMOS inverter circuit with input and output ESD protective diodes.

Three factors affect the value of I_{CC} and, therefore, the power dissipation of a device:

Temperature:-Increasing temperature causes an increase in I_{CC} because the minority charge carriers in the reverse-biased diode junctions of QMOS devices are thermally generated.

Device Complexity:-MSI devices will consume more power than SSI devices because there exists a proportionally greater reverse-biased diode-junction area.

V_{CC} :-The minority-charge carriers are linearly related to reverse junction voltage.

Table I shows the JEDEC industry standards for 54/74 HC/HCT high-speed CMOS devices, and illustrates the effect of temperature and device complexity on I_{CC} at the maximum recommended HC operating voltage, $V_{CC} = 6V$. At $V_{CC} = 2V$, I_{CC} is approximately 1/3 the value shown at $V_{CC} = 6V$. Typical I_{CC} values are well under the maximum specified values.

Another factor that may add to quiescent, or dc, power consumption is the through current caused by both the PMOS and NMOS transistors of the input stage, Fig. 1 (a), being on, at least to some degree, at the same time. For HC devices,¹ where the switching transition occurs at a nominal $V_{CC}/2$ (see Fig. 2(a)), there is no through current and, hence, no added dc power consumption. That is, with V_{IL} and V_{IH} voltage levels (low-level and high-level input voltages, respectively) at the inputs, either the PMOS or the NMOS transistor of the HC input stage is completely off. However, for HCT devices, where the switching transition occurs at a nominal 1.3 volts, Fig. 2(b), there is a through-current component when an input high-voltage level of under 4 volts is applied to an input. With this amount of voltage applied, the NMOS transistor is fully on and the PMOS transistor not fully off. This is the situation in an HCT device when, in a QMOS/TTL interface, the input voltage of the QMOS device is the V_{OH} (high-level output voltage) of a TTL family device. The 3.5-volt typical V_{OH} output voltage will fully turn-on the QMOS input NMOS transistor (Fig. 1) but not fully turn-off the PMOS transistor. The current flow that results is specified as ΔI_{CC} in QMOS HCT data sheets.

Computing HC Quiescent-Power Consumption

Quiescent power consumption in an HC device is extremely low, typically under 10 microwatts. The ΔI_{CC} plays no part because HC I/O levels are completely compatible: V_{OL} and V_{OH} worst-case specifications are 0.1 and $V_{CC} - 0.1$ volt, very close to ground and V_{CC} , respectively. Fig. 2(a) illustrates that no I_{CC} will flow with these V_{OL} and V_{OH} voltage levels imposed. However, if inputs are driven beyond V_{IL} and V_{IH} toward the switching voltage (centered typically at 2.3 volts), appreciable I_{CC} will flow. Such a high-current situation exists when an attempt is made to drive an HC input with a





Fig. 2 - (a) HC input, CMOS interface, (b) HCT input, TTL interface.

TTL output. For example, with a TTL V_{OH} level of 3 volts driving an HC input, not only would a logic error exist, but several milliamperes of I_{CC} would flow. To overcome this problem, an external pull-up resistor could be used, as shown in Fig. 3, but the resistor would cause significant additional system power consumption because it would have to be kept small in value in order to keep system speed high. RCA HCT QMOS devices are the preferred solution when interfacing CMOS with TTL logic.

In power-critical applications, such as portable battery-operated equipment or equipment operating in a battery-powered stand-by mode, HC quiescent power consumption may be a significant component of battery drain. The following formula is used to compute HC quiescent power consumption:

$$P_{dc} = V_{CC} I_{CC} \tag{1}$$

where V_{CC} is dependent upon the particular application, and I_{CC} is obtained from the data sheet of the particular device for a V_{CC} of 6 volts (HC types). The data sheet value given is also valid within the nominal $5V \pm 10\%$ supply-voltage range of HCT types. The value of I_{CC} at $V_{CC} = 6V$ can be linearly reduced for any desired V_{CC} voltage; e.g., at $V_{CC} = 2V$, use 1/3 of the limits shown in Table I.

Table I - 54/74HC Family Characteristics

Symbol	Parameter	V_{CC} (V)	Temperature (°C)						Units	Test Conditions
			54HC/74HC		74HC		54HC			
			25	-40 to 85	-55 to 125	Min.	Max.	Min.		
I_{CC}	Quiescent Supply Current									$V_I = V_{CC}$ or GND $I_O = 0$
	SSI	6	—	2	—	20	—	40	μA	
	FF	6	—	4	—	40	—	80	μA	
	MSI	6	—	8	—	80	—	160	μA	




Fig. 3 - Use of pull-up resistor in LSTTL/HCMOS interface.

Computing HCT Quiescent Power Consumption

Because HCT devices can be substituted for LSTTL devices and/or mixed with LS, ALS, AS, or FAST-TTL-family ICs in a system, their consumption of larger amounts of dc power than HC types is not significant. TTL worst-case output voltages are: $V_{OL} = 0.4 V(\text{max})$ and $V_{OH} = V_{CC} - 2.1 V(\text{min})$. The V_{OH} (or logic 1) voltages result in the ΔI_{CC} current flow illustrated in Fig. 2(b) and already described above. Note that only a logic-1 input causes appreciable quiescent leakage-current flow; a logic-0 input (0.4 V(max)) is close enough to ground to turn the NMOS transistor fully off. The total HCT-device quiescent power consumption is a function of the number of logic-1 inputs applied at the V_{IH} voltage level.

QMOS HCT data sheets specify ΔI_{CC} at the worst-case input voltage of $V_{CC} - 2.1 V$ for V_{CC} ranging from 4.5 volts to 5.5 volts, with normalized limits as shown in Table II. ΔI_{CC} is further specified on a per-input-pin basis. This method of specification allows more accurate calculations if all the functions within a device are not being used or are being used at different input levels. For example, assume that two gates of an HCT10, a triple 3-input NAND Gate, are being driven by a TTL device with a 50% duty cycle. Given the information in Table II, quiescent power dissipation is calculated as follows:

$$P_{dc} = V_{CC}I_{CC} + V_{CC}\Delta I_{CC}(\text{percent duty cycle high}) \quad (2)$$

where ΔI_{CC} is calculated on a unit-load basis as follows:

$$I_{CC} = (360 \mu\text{A}/\text{unit load}) \times (0.6 \text{ unit loads}/\text{input pin}) \times (6 \text{ input pins}) = 1.3 \text{ mA} \quad (3)$$

Therefore:

$$P_{dc} = (5 V)(2 \mu\text{A}) + (1.3 \text{ mA}) \cong 6.5 \text{ mW}$$

Note that if all of the inputs of an HCT device are driven by HC or equivalent CMOS output levels, only equation (1) need be used to calculate its static power dissipation. Note also that if a 50% duty cycle is assumed for input signals, the average dc power is 3.25 milliwatts for the HCT type. This figure compares with 35 milliwatts for a 74LS10 IC, and shows that the HCT device still provides a big savings in power, even in the worst-case application.

DYNAMIC POWER CONSUMPTION

Three factors affect QMOS dynamic power consumption:

- Load capacitance - dissipation of output state, Fig. 4.
- Internal circuit capacitance
- Switching transition currents (when complementary transistors used in switching are both momentarily on)




Fig. 4 - Simple QMOS inverter circuit driving a capacitive load.

For power calculation purposes, the load caused by internal device capacitance and switching transition currents is represented in one effective capacitance defined and specified as the C_{pd} , power dissipation capacitance, the effective internal device capacitance used for operating-

Table II - QMOS HC/HCT10 Static Electrical Characteristics and HCT Input Loading Table

Characteristic	CD74HC10/CD54HC10										CD74HCT10/CD54HCT10								Units	
	Test Conditions			74HC/54HC Series			74HC Series		54HC Series		Test Conditions		74HCT/54HCT Series			74HCT Series		54HCT Series		
	V_i	I_o	V_{CC}	+25°C			-40/+85°C		-55/+125°C		V_i	V_{CC}	+25°C			-40/+85°C		-55/+125°C		
	(V)	(mA)	(V)	Min.	Typ.	Max.	Min.	Max.	Min.	Max.			Min.	Typ.	Max.	Min.	Max.	Min.		Max.
Quiescent Device Current I_{CC}	V_{CC} or Gnd	0	6	—	—	2	—	20	—	40	V_{CC} or Gnd	5.5	—	—	2	—	20	—	40	μA
Quiescent Device Current per input pin: 1 unit load ΔI_{CC}											$V_{CC}-2.1$	4.5 to 5.5	—	100	360	—	450	—	490	μA

*For dual-supply systems theoretical worst case ($V_i = 2.4 V$, $V_{CC} = 5.5 V$) specification is 1.4 mA.

HCT Input Loading Table

Input	Unit Loads*
All	0.6

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. at 25°C.

power calculations. Each of the above power-consuming factors, along with C_{pd} , are explained in further detail below.

Unlike quiescent power consumption, dynamic, or operating-power, consumption is computed in the same way for both HC and HCT devices. Therefore, throughout this section, all equations presented are applicable to both HC and HCT devices.

Internal Capacitance

Inherent in any active semiconductor is internal parasitic capacitance, i.e., capacitance present in diode junctions, MOS transistor structures, and metal and polysilicon interconnections. This internal capacitance produces the same effect on internal active circuits as external capacitive loads, and varies from one device to another depending on the complexity of the device.

QMOS devices are fabricated by means of a self-aligned polysilicon gate process (3-micron gate length) to reduce this internal capacitance. This process minimizes gate-to-source and gate-to-drain capacitances. Junction capacitances, which are proportional to the junction area, are also reduced because shallower diffusions are utilized.

Fig. 5 illustrates the device parasitic capacitance present in a CMOS inverter.




Fig. 5 - Parasitic capacitances in a CMOS inverter.

Switching Transients

When the basic QMOS inverter circuit, Fig. 6(a), is switching states, either from a logic 1 to a logic 0 or vice-versa, both transistors will be on for a short period of time. This

condition creates a momentary low-resistance path between V_{cc} and ground, Fig. 6(b). In this transient state, a momentary dc supply current flows and power is consumed. This low-resistance path is obviously a function of the number of transitions the device makes as well as the input-signal rise and fall time. In other words, power loss resulting from internal device switching is proportional to the input frequency (as is power loss due to internal capacitance).

Power-Dissipation Capacitance

Since power losses resulting from both net internal device capacitance and switching transient currents are frequency dependent, one term representing both factors is used for practical power-consumption calculations. This term is specified as C_{pd} , the no-load power dissipation capacitance.² C_{pd} is defined for each QMOS device in each data sheet. Further, it is specified per logic function, that is, for each gate or flip-flop within a device. This method allows for more accurate power consumption calculations when logic functions are operating at different frequencies.

Since C_{pd} encompasses both internal capacitance and switching loads, the internal device operating power per logic function is:

$$P_{pd} = C_{pd}V_{cc}^2f \tag{4}$$

where f is the operating frequency of the function.

COMPUTING HC AND HCT TOTAL POWER DISSIPATION

The formulas for total QMOS power dissipation are a combination of both static and dynamic power-consuming states. For HC devices:

$$P_{total} = V_{cc}I_{cc} + C_{pd}V_{cc}^2f_{in} + C_LV_{cc}^2f_{out} \tag{5}$$

Total HCT power dissipation, when driven by TTL logic, is computed as follows:

$$P_{total} = V_{cc}I_{cc} + \Delta I_{cc}V_{cc}D + C_{pd}V_{cc}^2f_{in} + C_LV_{cc}^2f_{out} \tag{6}$$

Where D = Percent duty cycle High

For HCT devices driven by HC devices, or at equivalent I/O voltage levels, equation (5) is used because the input voltage is essentially at V_{cc} , not at $V_{cc} - 2.1$ V.

QMOS VERSUS LS AND ALS POWER CONSUMPTION

In any integrated circuit, there exists a balance between speed and power consumption. LSTTL logic is relatively fast, but the bipolar circuitry used consumes considerable amounts of dc power. ALSTTL improves upon LSTTL by utilizing advanced finer-line geometry designs and ap-




Fig. 6 - (a) Simple QMOS inverter circuit, (b) equivalent schematic of a QMOS inverter whose transistors represent a low resistance path between V_{cc} and ground.

appropriately finer fabrication techniques. These improvements both increase speed and decrease dc power consumption by about 50% total for both factors.

CMOS devices consume minute amounts of quiescent power compared to any given TTL bipolar-logic-family device. However, until the development of the QMOS line of logic devices, CMOS devices were relatively slow. Now, QMOS types, by utilizing finer-line design and fabrication techniques, not only consume the minute amounts of dc and operating power of a CMOS device (depending on operating frequency, as previously defined in equations (5) and (6)), but are fast, as described below.

A popular way to illustrate the differences between IC logic families and their technologies is shown in Fig. 7. In the




Fig. 7 - Speed/power spectrum for the popular logic technologies.

figure, a 2-input NAND gate is used to illustrate the dc power consumption versus the typical propagation delay for a number of technologies.

Table III is a compilation of speed/power products, in picojoules, for two CMOS-logic families and four TTL bipolar-logic families. In the table, SSI and MSI-complexity devices and those with complex flip-flop arrangements are used to illustrate speed/power differences. The major advantages of the new high-speed QMOS (HC/HCT) logic families are apparent:

- CMOS logic families have a 10^3 speed/power advantage over TTL logic families.
- Maximum dc power savings using CMOS are far greater for the more complex MSI logic functions. As shown, a TTLAS160 device consumes 5×10^3 times more dc power than an HC160.
- QMOS (HC) logic is approximately 10 times faster than equivalent CMOS devices; but retains the ultra-low dc power consumption of CMOS.

Fig. 8 illustrates the operating power consumption for SSI through MSI, QMOS, and LS devices. Note from the figures that CMOS devices realize their true power savings, from dc to several MHz, depending on device type and complexity. QMOS devices consume significant power only when switching, not when idling. TTL's continuous power consumption is the result of the many active bipolar transistors that must be continuously biased.

Fig. 8 also shows that as device complexity increases, the frequency at which CMOS and TTL devices consume the same amount of power increases, as would be expected.

Table III - Speed Power Comparison - Major TTL and CMOS Logic Families

Generic Type	Logic Family	Max. Prop. Delay ¹ (ns)	Max. Power Dissipation ² (mW)	Speed/Power Product ³ (pj)
Gate	CMOS HC00	18	.01	.18
	CD4011	250	.001	.25
	TTL ALS00	13	16.5	215
	LS00	15 (15 pF)	24	363
	AS00	4	95.7	283
	FAST00	5	51	255
FF	CMOS HC74	32	.022	.70
	CD4013	300	.006	1.8
	TTL ALS74	17	22	374
	LS74	40 (15 pF)	44	1760
	AS74	8.5	88	748
	FAST74	8	88	704
MSI Counters	CMOS HC160	35	.044	1.5
	CD40160	400	.028	11.2
	TTL ASL160	17	116	1964
	LS160	27 (15 pF)	176	4752
	AS160	6	220	1320
	FAST160	10	275	2750

1. $V_{CC} = 5 V$, $C_L = 50 pF$ (15 pF for LS), $T_A = 25^\circ C$, max. high or low state.
 2. $V_{CC} = 5.5 V$ - max. dc high or low output conditions.
 3. Product of max. prop. delay and max. power dissipation.




Fig. 8 - Power versus supply graphs for the (a) LS/HCT00, (b) LS/HCT74, (c) LS/HCT138, and (d) LS/HCT243.

QMOS devices also consume more quiescent power as device complexity increases, but the leakage currents that cause the power consumption are of such small magnitude that they can (in most cases) be ignored (see Table I).

The subject figures also illustrate the operating power differences for one function or n functions in an IC package operating at the frequencies shown.

The power-consumption characteristics of these different logic families are easily translated into total system power. Fig. 9 illustrates the power consumed by the different logic families in a small logic system (one gate and two flip-flops). The figure shows that QMOS substantially outperforms TTL in power consumption at both the device and the system level.

REFERENCES

1. The QMOS family consists mainly of two series, the HC, which features CMOS input-voltage-level compatibility, and the HCT, which features LSTTL input-voltage-level compatibility. For a review of these series, see **QMOS High-Speed CMOS Logic ICs**, RCA Solid State DATABOOK SSD-290.
2. See ref. 1 under "Description of QMOS Product Line" for discussion of C_{pd} .




Fig. 9 - Power consumed by different logic families in a small logic system.

Modification of LSTTL Test Programs to Test HCT High-Speed-CMOS Logic ICs

by R. Funk

The QMOS HCT family of high-speed logic ICs is designed and specified not only to replace LSTTL devices having the same type numbers, but to interface with all TTL, CD4000B CMOS, and QMOS HC logic families. As such, it is indeed one of the more, and perhaps the most, interface-flexible logic family. In existing and new-equipment designs where LSTTL devices are, or could be, used, these devices are easily replaced by RCA's HCT logic family because of the several advantages its QMOS technology has over LSTTL:

- Much lower dc and operating-power requirements
- Improved dc noise margin
- Better balance in output current drive and switching speed
- Much lower input current and three-state output leakage current in high-impedance state
- Improved reliability because of lower junction temperature
- Wider 74-family operating temperature (-40°C to $+85^{\circ}\text{C}$, not LSTTL's 0°C to 70°C)

But the switch from LSTTL to QMOS has made it necessary for test personnel to switch from the testing of LSTTL functions to the testing of the identical HCT functions; this Note has been written to make that switch as easy as possible. The widely used Teradyne J283 test system is used as a basic frame of reference in this Note; however, the test information given is applicable to most other test equipment and bench-test situations.

A few tests (depending on device tested) in the LSTTL test programs designed to test dc and function on the J283 system are invalid for use with HCT devices, and will consistently produce erroneous results. These tests are easily modified and made valid for QMOS general-logic types. A few additional tests require modification if bus drivers and transceivers are to be tested.

LSTTL TESTS REQUIRED TO BE MODIFIED FOR QMOS

Input Current at $V_i = 7\text{ V}$ (Appendix I)

Unlike the LSTTL circuit shown in Fig. 1(a), HCT circuits incorporate an input protection network, as shown in Fig. 1(b). Because of this network, input current will flow if the input voltage exceeds V_{cc} . Therefore, when testing HCT types, change the input voltage from 7 volts to V_{cc} . To test for the exact HCT low-level input leakage current, modify the input-voltage setting according to the dc characteristics for 54/74HCT circuits given in Appendix II of this Note.

Input Clamp Voltage

The HCT input-protection network incorporates a series resistor that will cause the input clamp voltage (with an input current of -18 milliamperes) to be much lower than the -1.5 volts specified for LSTTL. Since the input clamp voltage is not specified for HC circuits, this test could be omitted, or changed to have a conservative limit of -5 volts. This limit assumes a 200-ohm poly-resistor at the input plus -1.5 volts of diode-to-ground potential.

Output Short-Circuit Current

As shown in Appendix I, an LS02 has an I_{OS} (short-circuit output current) of -20 to -100 milliamperes. Test one output at a time and do not exceed a one-second test-time duration. For QMOS, make the following current-limit changes:

Standard Logic Types: -20 mA to -70 mA
 Bus Driver Types: -40 mA to -90 mA

Note that the I_{OS} test is nonstandard for QMOS HC or HCT types. The standard specified t_{rLH} and t_{rHL} (transition times, low-to-high and high-to-low) values in QMOS specifications are a preferred method of directly measuring output speed. The I_{OS} limits are considered to be an indirect (and inaccurate) method of measuring the output sink and source speed characteristics for a given value of load capacitance.

Hysteresis (Bus Driver Types)

Many LSTTL bus-driver types undergo a ΔV_T test using a 0.2-volt -minimum hysteresis limit. For QMOS HC and HCT, change this minimum to zero volts or bypass this test.

Output-Voltage-Low Test Current (Bus-Driver Types)

LSTTL bus drivers have two specifications for V_{OL} (low-level output voltage) test current which must be modified as shown below for QMOS types:

V_{OL} Maximum	LSTTL	I_{OL} HC/HCT Modification
0.4 V	12 mA	6 mA*
0.5 V	24 mA	8 mA

*Specified on QMOS data sheets

It appears from the table above that QMOS low-level output current is inferior to that of LS, i.e., 24 milliamperes versus only 8 milliamperes. However, the I_{OS} current and output t_{rHL} of QMOS are similar to those of LS. The real significance of the 24 milliamperes is the ability of an LSTTL bus driver to directly drive a dc termination, as shown in Fig. 2(a). But




Fig. 1 - Comparison of LSTTL and HCT QMOS circuit structures: (a) two-input LSTTL NAND gate (1/4 54/74LS00), (b) two-input HCT QMOS NOR gate (1/4 CD54/74HCT02).




Fig. 2 - 100-ohm-line output termination: (a) LSTTL, 0.25 watt per output, (b) QMOS low-power alternative.

this ability represents a power dissipation of 0.25 watts per output section, and 2 watts per octal. For much lower power dissipation, use a QMOS type and a capacitively coupled 220-ohm resistor as shown in Fig. 2(b). The value of C in the figure depends on data rate.

Continuity Tests

Keep in mind that the QMOS input structure, Fig. 1(b), has a 150-ohm resistor in series with clamp diodes. Therefore, it is important to keep input current to ± 20 milliamperes maximum during continuity testing. With this amount of current, the test voltage is ± 5.5 volts maximum.

MORE COMPLETE TESTING OF HC OR HCT QMOS

To test HC or HCT QMOS ICs for low-power QMOS data-sheet specifications, several tests other than those listed above may be modified. These modifications to existing LSTTL test limits or conditions are described below.

Quiescent Supply Current (Appendix II)

Setting supply current, I_{CC} , for the output-low condition test for HC circuits is no problem, but setting it for the output-high condition is more complicated. If the Teradyne J283 hardware has not been modified to handle CMOS, a comparator should be connected to each of the outputs of the HC circuit when it is placed under test. These comparators cause an extra load current of about 7 microamperes per output; the precise amount of current depends on the specific piece of test equipment. The extra load currents imposed are negligible compared with the I_{CC} of LSTTL circuits, and can be ignored when testing them.

However, these currents can be very significant compared with the total I_{CC} of an HC type, and must be taken into account when testing HC QMOS types. A solution to this problem is to connect the high outputs of the HC type to V_{CC} so that they are excluded from the I_{CC} measuring path. This connection can be made with the Teradyne J283 MTEST VCC1 A B C D, where A, B, C, and D are the outputs in the high state.

High-Impedance (Off-State) Current For Types Having Three-State Outputs

The high-impedance (off-state) LSTTL tests can be run for QMOS types, but only with much tighter limits, as shown below:

	LSTTL	QMOS
I_{OZ}	20 μA	5 μA

where I_{OZ} is three-state output off-state current.

Input Leakage Current (All QMOS Types)

Input-leakage-current LSTTL tests can also be run for QMOS devices but, again, with much tighter limits imposed, as shown below:

	LSTTL	QMOS
I_{IL}	-400 or -800 μA	-1 μA
I_{IH}	+20 μA or +40 μA	+1 μA

where I_{IL} is low-level input current and I_{IH} is high-level input current.

FUNCTION TESTING

QMOS and LSTTL types with the same type numbers have identical truth tables. High level (V_{OH}), low level (V_{OL}), and three-state (≈ 1.5 volts using LS load circuit) conditions are met when HCT devices are used in place of LS. If ac parameters are measured as part of function testing, LS speed limits are almost always met or improved upon.

Test personnel should be aware that actual ac specifications for HC and HCT QMOS logic ICs are much more realistic than for LS, as shown in the ac test-specification comparison in Table I. Therefore, anyone wishing to test ac parameters should use the specifications and waveform definitions found in the prime source of QMOS information, the QMOS DATABOOK.¹

Table I - AC Test-Specification Comparison

Parameter	LSTTL	HCT QMOS
C_L	15/45 pF	50 pF
V_{CC}	5 V	4.5 V
Temperature	25°C	25°C, 74 (-40 to +85°C) 54 (-55 to +125°C)

REFERENCE

1. **QMOS High-Speed CMOS Logic ICs**, RCA Solid State DATABOOK SSD-290.

Appendix I - DC Characteristics for LSTTL Circuits

These figures are for positive-logic NAND gates and inverters with totem-pole outputs. For the characteristics of other types, refer to published data for LSTTL circuits.

Voltages are referenced to GND (ground = 0 V).

Parameter	V_{CC}	Symbol	54LS			74LS			Units	Conditions
			Min.	Typ.	Max.	Min.	Typ.	Max.		
Operating temperature	*	T_{amb}	-55	—	125	0	—	70	°C	
High-level input voltage	*	V_{IH}	2	—	—	2	—	—	V	
Low-level input voltage	*	V_{IL}	—	—	0.8	—	—	0.8	V	
Input clamp voltage	min.	V_{IK}	—	—	-1.5	—	—	-1.5	V	$I_I = -18$ mA
High-level output voltage	min.	V_{OH}	2.5	3.4	—	2.7	3.4	—	V	$V_{IL} = \text{max.}, I_{OH} = -400$ μA
Low-level output voltage	min.	V_{OL}	—	0.25	0.4	—	—	0.4	V	$V_{IH} = 2$ V, $I_{OL} = 4$ mA
Low-level output voltage	min.	V_{OL}	—	—	—	0.25	0.5	—	V	$V_{IH} = 2$ V, $I_{OL} = 8$ mA
Input current at $V_I = 7$ V	max.	I_I	—	—	0.1	—	—	0.1	mA	
High-level input current	max.	I_{IH}	—	—	20	—	—	20	μA	$V_{IH} = 2.7$ V
Low-level input current	max.	I_{IL}	—	—	-0.4	—	—	-0.4	mA	$V_{IL} = 0.4$ V
Short-circuit output current	max.	I_{OS}	-20	—	-100	-20	—	-100	mA	

*Over V_{CC} range.

Notes:

For 54LS, $V_{CC} = 4.5$ V to 5.5 V; for 74LS, $V_{CC} = 4.75$ V to 5.25 V.

All typical values are at $V_{CC} = 5$ V, $T_{amb} = 25^\circ C$.

For short-circuit output current, only one output must be shorted, and for not more than one second

Appendix II - DC Characteristics for the CD54/74HCT Family of Circuits

Voltages are referenced to GND (ground = 0 V)

 T_{amb} (°C)

Parameter	V_{CC} (V)	Symbol	CD54HCT/74HCT +25		CD74HCT -40 to +85		CD54HCT -55 to +125		Units	Conditions	
			Min.	Typ. Max.	Min.	Max.	Min.	Max.		V_i	Other
High-level input voltage	4.5-5.5	V_{IH}	2	—	2	—	2	—	V		
Low-level input voltage	4.5-5.5	V_{IL}	—	—	0.8	—	0.8	—	V		
High-level output voltage all outputs	4.5	V_{OH}	4.4	4.5	—	4.4	—	4.4	—	V	V_{IH} or V_{IL} $-I_o = 20 \mu A$
High-level output voltage standard outputs	4.5	V_{OH}	3.98	—	—	3.84	—	3.7	—	V	V_{IH} or V_{IL} $-I_o = 4$ mA
High-level output voltage bus-driver outputs	4.5	V_{OH}	3.98	—	—	3.84	—	3.7	—	V	V_{IH} or V_{IL} $-I_o = 6$ mA
Low-level output voltage all outputs	4.5	V_{OL}	—	0	0.1	—	0.1	—	0.1	V	V_{IH} or V_{IL} $I_o = 20 \mu A$
Low-level output voltage standard outputs	4.5	V_{OL}	—	—	0.26	—	0.33	—	0.4	V	V_{IH} or V_{IL} $I_o = 4$ mA
Low-level output voltage bus-driver outputs	4.5	V_{OL}	—	—	0.26	—	0.33	—	0.4	V	V_{IH} or V_{IL} $I_o = 6$ mA
Input leakage current	5.5	$\pm I_I$	—	—	0.1	—	1	—	1	μA	V_{IH} or V_{IL}
Analog switch off-state current per channel	5.5	$\pm I_S$	—	—	0.1	—	1	—	1	μA	V_{IH} or V_{IL} $V_S = V_{CC}$
3-state output off-state current	5.5	$\pm I_{OZ}$	—	—	0.5	—	5	—	10	μA	V_{IH} or V_{IL} V_O^*
Quiescent supply current											
SSI	5.5	I_{CC}	—	—	2	—	20	—	40	μA	V_{CC} or $I_o = 0$
Flip-flops	5.5	I_{CC}	—	—	4	—	40	—	80	μA	GND $I_o = 0$
MSI	5.5	I_{CC}	—	—	8	—	80	—	160	μA	GND $I_o = 0$

* $V_O = V_{CC}$ or GND per input pin; other inputs at V_{CC} or GND; $I_o = 0$.

Interfacing HC/HCT QMOS Logic with Other Families and Various Types of Loads

by R. Funk

The demand for smaller, lighter, electronic equipment that consumes little power is constant. And today's logic designers want these qualities matched by digital logic with high operating speeds. However, speed and power, while perhaps paramount in the initial choice of a logic family, are not the only basis for decision. Another very important factor is interface flexibility: the inherent capacity of a family to interface with other logic families and to drive various loads.

This Application Note describes the interface capability of the new high-speed CMOS CD54/74 HC/HCT logic families, probably the most interface-capable families yet devised. Fig. 1 illustrates the low dc power consumption and high speed of the HC/HCT families, both prime qualities for interfacing flexibility. Table I lists other important qualities. All of these characteristics, along with HC/HCT-family static and dynamic noise immunity, are discussed in this Note. The Note describes in detail HC/HCT interfaces with LSTTL, CMOS CD4000B-series, NMOS, and ECL devices, and interfaces with terminated buses, displays, and relay or stepping-motor coils, including interfaces with nonstandard output levels.

INTERFACE CONSIDERATIONS

Fig. 1 shows that the speeds of the HC, HCT, and LSTTL logic families are equivalent. In fact, the HCT family is a low-power replacement for the LSTTL family, and is interface compatible with *all* TTL families. The HC family is a low-power, high-noise-immunity alternative to the LSTTL family, and like the HCT family, will drive all TTL and CMOS families directly at various fanouts, depending on family.




Fig. 1 - Logic-family speed-power chart.

Table II is a tabulation of interface techniques used between various popular logic families; the superiority of the HCT over the TTL family is evident. For example, the table shows there are 4 of 6 possible direct interfaces from HCT and only 2 of 6 for TTL.

CMOS and TTL Output Configurations

The typical output structure of an HC/HCT CMOS IC is shown in Fig. 2(a). When the output is high or low (V_{OH} or V_{OL}), its level is very close to V_{CC} or ground, respectively. In contrast, the high-level output voltage for the standard TTL

Table I - HC/HCT Family Characteristics

Characteristic	HC	HCT
Supply Voltage	2 V to 6 V	4.5 V to 5.5 V rated 2 V to 6 V capability
Temperature (74 family)	-40°C to +85°C	-40°C to +85°C
Input Switching Voltage For $V_{CC}=5$ V: Typical Worst Case	2.5 V 1 V to 3.5 V	1.4 V 0.8 V to 2 V (same as TTL families)
Output Voltage: Driving other CMOS Logic Driving TTL (V_{OL}) (V_{OH})	GND to V_{CC} 0.4 V (10-15 LSTTL loads) 3.7 V	GND to V_{CC} 0.4 V (10-15 LSTTL loads) 3.7 V
Typ. Output Transition for $C_L = 50$ pF	7 ns (balanced)	7 ns (balanced)
Input Current (typ.)	10 pA	10 pA

Table II - Interfacing HC/HCT QMOS to Other Logic Families

TO:	HC 5 V Supply	HCT 5 V Supply	CD500B 5 V Supply	CD4000B 6-15 V Supply	TTL* 5 V Supply	ECL 10K
FROM:						
HC—5 V supply	direct	direct	direct	CD4504**	direct	10124
HCT—5 V supply	direct	direct	direct	CD4504**	direct	10124
CD4000B—5 V supply	direct	direct	direct	CD4504**	direct	10124
CD4000B 6-15 V supply	4049 or 4050	4049 or 4050	4049 or 4050	direct	4049 or 4050	transistor
TTL*—5 V supply	pull-up resistor	direct	pull-up resistor	CD4504**	direct	10124
ECL—10K/KH	10125	10125	10125	transistor	10124	direct

*Includes LS, S, STD, FAST, ALS, and AS.

**An alternative is a pull-up resistor and the CD40109 type.




Fig. 2 - Typical output configurations of: (a) HC/HCT devices - D1 and D2 are the inherent diodes of the p-drain and the n-drain, respectively, (b) standard TTL, and (c) low-power Schottky TTL (LSTTL).

92CM - 38636

circuit shown in Fig. 2(b) is limited by the V_{BE} of Q1 plus the voltage drop across D1, resulting in a maximum V_{OH} of 3.5 volts at a V_{CC} of 5 volts. Further, if a collector current is flowing, R1 will cause an additional voltage drop, and the worst-case V_{OH} minimum specified for TTL, 2.4 volts (at I_{OH} maximum) over the full temperature and power supply range, may be realized. The low-level output voltage for TTL is the collector/emitter saturation voltage of Q2, and V_{OL} will range from 0.2 volt to 0.5 volt maximum depending on the fanout and, hence, total sink current.

In the output structure for the LSTTL device of Fig. 2(c), V_{OH} is limited by the V_{BE} of both Q1 and Q3 (the diode is not considered a part of the LSTTL output structure) and is typically 3.4 volts. LSTTL specifications quote $V_{OH}(\min)$ as 2.7 volts over the full temperature range with a $V_{CC}(\min)$ of 4.75 volts. The maximum value of V_{OL} for LSTTL can, again, range from 0.2 to 0.5 volt depending on application and temperature conditions.

CMOS Input Structures

The input structure for HC/HCT devices is shown in Fig. 3(a). Under normal operating conditions, the input voltage should swing within the supply voltage limits of V_{CC} and ground, since exceeding these limits can cause a current to flow through the input protection diodes, D1 and D2. The maximum transient current permitted through these diodes is 20 milliamperes; if this limit is exceeded, the functionality of the circuit could be impaired. As the MOS transistors Q1 and Q2 are electrically identical, the typical input switching voltage of the HC device is $V_{CC}/2$.

The input configuration for HCT devices is similar to that for HC circuits, but with the addition of a level-shifting diode, D3, between PMOS transistor Q1 and V_{CC} . This configuration is shown in Fig. 3(b). The effect of D3, combined with the large NMOS transistor Q2, which has a higher gain than PMOS transistor Q1, is to reduce the input switching level to, typically, 1.4 volts.




Fig. 3 - Typical input structures of: (a) HC devices, and (b) HCT devices.

92CS - 38639

The advantage of diode D3 is that it reduces power dissipation when a high input from a TTL output is applied. This high level can be as low as 2.4 volts, and although it will be recognized as a logic 1, the PMOS transistor Q1 will not be fully cut off, allowing a flowthrough current between V_{CC} and ground. However, D3, and the influence of the backgate (substrate) connection of Q1 to V_{CC} , dramatically reduces the flowthrough current and, therefore, reduces the power dissipation in the input stage while maintaining device input switching levels compatible with LSTTL.

HC/HCT INTERFACES

When HCT and LSTTL devices operate from the same supply, the quiescent flowthrough current, I_c , at $V_{IH} = 2.4$ V and $V_{CC} = 4.5$ V is typically only 100 microamperes. This means that the HCT input structure provides low CMOS-type power dissipation, even when driven from TTL. If V_{CC} is increased to 5.5 volts, the minimum high-level output voltage also rises 1 volt to 3.4 volts.

When interfacing LSTTL with HC/HCT devices in a dual-supply-voltage system, the following worst-case conditions apply:

- $V_{OH}(\text{min})$ for TTL = 2.4 V
- $V_{OH}(\text{min})$ for LSTTL = 2.7 V

and

- $V_{IH}(\text{min})$ for HC devices = 3.85 V (70% of V_{CC})
- $V_{IH}(\text{min})$ for HCT devices = 2 V

where $V_{CC} = 4.75$ V for TTL and 5.5 V for HC devices over the full operating temperature range.

It is clear from the above figures that the worst-case TTL high-level output voltage is less than the minimum high-level input voltage for HC devices, and that some special interface technique is required. A solution is provided in the circuit in Fig. 4(a), where pull-up resistor R1 pulls the output




Fig. 4 - Techniques for interfacing: (a) LSTTL with HC devices, and (b) LSTTL with HCT devices, and HC/HCT with LSTTL devices.

voltage of the LSTTL against V_{CC} . However, this technique is not recommended because the time-constant formed by the pull-up resistor and the stray capacitance (C_s), plus the load capacitance (C_L), will increase the propagation delay. Furthermore, with this set-up, the propagation time is less predictable because it relies on both active and passive RC time-constants.

Although a low value for R1 will reduce the propagation delay, it will lead to extra power consumption and reduce the noise-margin-low (discussed further below under Noise Immunity) due to the active load. Both of these unwanted occurrences conflict with the purpose of using HC family devices. In addition, the pull-up resistor requires board space and insertion time, thus increasing production costs. Therefore, the pull-up resistor interface should be used only if unavoidable. The practical solution is to use HCT devices (all types in the CD54/74 family are available in both HC and HCT versions), which interface directly with LSTTL, as shown in Fig. 4(b).

Driving LSTTL

Since the output of HC devices swings between V_{CC} and ground, they are TTL-input compatible, and the interface is a direct connection, Fig. 4(b).

When an HCT device is the driving source for an LSTTL device, the speed can be accurately predicted because the LSTTL logic-switching threshold of 1.3 volts is the same as that for HCT ICs. For HC driving sources, the speed difference introduced by the HC logic switching threshold of, typically, $V_{CC}/2$ can be calculated from the specified output transition times (obtained from the appropriate Data Sheets).

Table III gives the driving capability (fanout) of HC/HCT devices for the various TTL families.

Table III - Maximum Fanout for HC/HCT Driving TTL

Receiving Input	Standard Output	Bus-Driver Output
TTL	2	3
LSTTL	10	15
STTL	2	3
FAST	6	10

CD4000 B-Series CMOS

HC/HCT devices can be coupled directly to standard CD4000B-series CMOS ICs if they operate from the same supply voltage. However, if the circuits have different supply voltages, level shifting is necessary. The configuration shown in Fig. 5(a) illustrates the circuit for HC/HCT to CD4000B interfaces using the CD4504 low-to-high level shifter. Note that this IC is capable of interfacing either TTL output logic levels or CMOS logic levels to a higher output-voltage level. The reader is reminded that the CD4000B CMOS logic family may be operated up to 18 volts; the HC/HCT family operates at up to a 6-volt supply-voltage level, but also down as low as 2 volts.

Fig. 5(b) shows how to interface the CD4000B series with HC/HCT ICs using the CD4049/4050B or HC4049/4050 buffer ICs. These buffers do not have an input clamping diode to V_{CC} , so that the maximum input level is 15 volts. The logic-level switching threshold remains referenced to V_{CC} ; therefore, the noise-margin-low will be the same as for the 5-volt specification.




Fig. 5 - Techniques for interfacing: (a) HC/HCT devices with CD4000B series CMOS, and (b) CD4000B series CMOS with HC/HCT devices.

NMOS

The rules for interfacing TTL apply when interfacing HC/HCT devices with NMOS devices (microprocessors, memories, etc.) since NMOS ICs generally have TTL-compatible inputs and outputs. Exceptions are NMOS ICs with open-drain outputs, where a pull-up resistor must be used to load the output. The HCT device inputs directly accept active NMOS output-voltage levels.

ECL 10K

To interface HC/HCT ICs with ECL 10K-series logic, the 10124 TTL-to-ECL and the 10125 ECL-to-TTL translator ICs (for HC/HCT-to-ECL and ECL-to-HC/HCT interfaces, respectively) are used. Note that these devices operate at TTL levels. When employing the 10125 for interfacing HC circuits, the pull-up resistor, R1, must be used in accordance with the instructions for driving HC devices from TTL. The circuit configurations are shown in Figs. 6(a) and 6(b). Note that if an HCT device is used in the ECL interface (the definite preference) the pull-up resistor of Fig. 6(a) is eliminated.




Fig. 6 - Techniques for interfacing: (a) ECL 10K logic with HC/HCT circuits - R1 is only required when driving HC types, and (b) HC/HCT devices with ECL 10K logic.

Terminated Buses

Buses are used chiefly in industrial applications. The harsh environments found in these applications impose several requirements on microprocessor-based systems; electrical-noise immunity and the need for battery back-up are two examples. The CMOS technology provides the ideal solution to these requirements. The HC CMOS devices offer superior noise immunity, similar operating speed, and lower power dissipation over a wider temperature and supply-voltage range in comparison with LSTTL ICs. The noise immunity in the low logic state is the same for HCT devices as for LSTTL.

The development of a new bus standard for CMOS systems should be based on the performance of the devices available with bus-driver outputs, for example, the CD54/74HC245 transceiver. Figs. 7(a) and 7(b) show examples of conventional TTL and HC/HCT bus terminations, respectively.




Fig. 7 - Examples of bus terminations used in: (a) conventional bipolar (TTL) technologies and (b) HC/HCT systems.

The particular disadvantage to the theveninized 120-ohm termination of Fig. 7(a), the conventional TTL bus termination, is the 0.25 watt dissipated continuously by the combination of the output driver and the 120-ohm load. This dissipation represents 2 watts for an octal buffer.

The HC/HCT-family bus drivers have a 6-milliampere sink current, not the 12 milliamperes of LSTTL, and are not designed to directly drive the 120-ohm load of Fig. 7(a) for two reasons: first, 2 watts dissipation does not represent a low-power solution, and second, HC/HCT outputs could be designed to match the very high 2-watt-dissipation application of Fig. 7(a), but would also generate much higher switching-current transients, which would push up EMI to inappropriately high levels. Therefore, the interface of Fig. 7(b) is preferred for its much lower power consumption and lower EMI. The value of C in Fig. 7(b) is carefully selected for the range of frequencies (data rates) on the bus.

HC/HCT devices do not generally have input hysteresis, so that Schmitt-trigger circuits should be used if slow, noisy bus rise and fall voltages call for hysteresis in the receiver. The CD54/74HC/HCT14 and 132 are two ICs that can be used for noise-tolerant systems. Five devices in the flip-flop series (CD54/74HC/HCT73, 74, 107, 109, and 112) also have Schmitt triggers in the clock input. Note that HC devices are preferred over HCT devices as bus receivers because of their high low-level-input noise margin (typically 2 volts).

Nonstandard Levels

In many applications, CD54/74 high-speed CMOS ICs will have to interface with nonstandard input and output levels, for example, with industrial or automotive systems operating from a 12 to 24-volt supply. The circuits in Figs. 8(a) and 8(b) show the basic design rules for these interfaces. Fig. 8(c) illustrates an example of a user-edge input circuit for interfacing with input levels greater than V_{CC} . The configuration for HC/HCT devices driving loads from an external power supply is given in Fig. 9(a). Figs. 9(b) and 9(c) show HC/HCT devices driving loads (for example, a relay) on the same supply voltage.

Fig. 10(a) is an interesting low-cost but also lower-speed high-to-low interface: 12 to 5-volt logic levels using only 100-kilohm resistors in series with each input. Fig. 10(b) shows why this interface is reliable with good noise margins; RCA HC/HCT designs guarantee that forced input current into V_{CC} will result in less than 0.05 of this current flowing into ground. In Fig. 10(b), V_{IL} at B is less than 0.34 volt, well under the specified V_{IL} of 1-volt maximum. Other high-to-low voltage-interface combinations with different resistor values may be determined with knowledge of the 0.05 value of current gain (α) between adjacent inputs.




Fig. 8 - Technique for interfacing: (a) nonstandard logic levels with HC/HCT circuits - values of R1 and R2 depend on the output voltage of the driving circuit and C1 depends on the noise and speed, (b) HC/HCT devices with nonstandard logic levels - values of R1 and R2 depend on supply voltage and transistor type, and (c) a user-edge input circuit configuration for interfacing with input voltages greater than V_{CC}.




Fig. 9 - Interfacing loaded HC/HCT devices: (a) an external power supply via a transistor, (b) the same power supply via a transistor, (c) the interfacing of HC/HCT directly with loads on the same power supply.




Fig. 10 - Low-cost, low-speed 12-volt-logic to 5-volt-logic interfaces.

The typical value of alpha (α) for the bipolar parasitic input transistor is 0.001. The low value of alpha is an important feature of the RCA HC/HCT family because it eliminates transient logic errors in the presence of transient voltages exceeding V_{CC} at any input.

Displays

The CMOS technology, with its rail-to-rail output switching,

is just as ideal for HC/HCT family devices driving LCD displays as it has been for CD4000B-series devices. Fig. 11(a) illustrates the basic BCD-to-7-segment LCD interface (HC/HCT4543) plus the single-segment LCD interface using the HC/HCT 86 type. The popular 4511 type is carried into the HC/HCT family for the basic LED BCD-to-7-segment interface, as illustrated in Fig. 11(b).




Fig. 11 - Display interfacing: (a) LCD, (b) and (c) LED, (d) lamp.

For single-segment LED interface, the open drain 74HC/HCT03 type is ideal, Fig. 11(c). Since the 03 type does not have an output-to- V_{CC} forward diode in its output circuit, the LED may be supplied by up to 10 volts. R may be useful in limiting current and reducing power. This same 03 type can also be used for driving an indicator lamp, as shown in Fig. 11(d).

Relay or Stepping Motor Coils

Another application of the open drain HC/HCT03 type is the relay or stepping motor interface shown in Fig. 12. The external diode across the coil absorbs the back emf of the coil.

L² MOSFET Power Transistor

RCA logic level (L²) MOS power transistors, Fig. 13, are ideally driven by any HC/HCT output. Higher switching speeds, 200 nanoseconds, are achieved using the bus-drive output types. HC/HCT outputs will reliably switch these new L² MOS power devices using only a 5-volt supply for V_{CC} ; this is truly a breakthrough in power-transistor-interface applications cost.




Fig. 12 - Coil driver.




Fig. 13 - L² MOSFET power-transistor drive.

NOISE IMMUNITY IN THE HC/HCT FAMILY

General

The noise-immunity characteristics of logic devices can be divided into two categories, static and dynamic. Static noise immunity can be divided further into static noise-immunity-low, the difference between the $V_{IL}(\max)$ of the receiving circuit and the $V_{OL}(\max)$ from the driving current, and static noise-immunity-high, the difference between the $V_{OH}(\min)$ from the driving circuit and the $V_{IH}(\min)$ of the receiving circuit.

The guaranteed static noise-immunity characteristics for LSTTL and HC/HCT devices are shown in Table IV. If the static noise margins for LSTTL are assumed to be unity, (for both the high and low states), a direct comparison of LSTTL and HC/HCT static noise margins can be made by taking the ratio shown in Table V. These results are particularly impressive when the extended ambient temperature range and the lower supply voltage of the HC/HCT family is considered.

Table IV - Static Noise Margins for LSTTL at $V_{CC}=4.75$ V and HC/HCT Systems at $V_{CC}=4.5$ V

	LSTTL	HC	HCT
$V_{OH}(\min)$	2.7 V	4.4 V	4.4
$V_{IH}(\min)$	2 V	3.15 V	2
Noise-Margin-High	0.7 V	1.25 V	2.4 V
$V_{IL}(\max)$	0.8 V	0.9 V	0.8 V
$V_{OL}(\max)$	0.4 V	0.1 V	0.1 V
Noise-Margin-Low	0.4 V	0.8 V	0.7 V

Table V - Ratio of Static Noise Margins, LSTTL to HC/HCT

	LSTTL	HC	HCT
Noise-Margin-High	1	1.75	3.4
Noise-Margin-Low	1	2	1.75
Ambient Temperature Range (T_{amb})	0 to +70°C	-40 to +85°C	-40 to +85°C
Supply Voltage (V_{CC})	4.75 V	4.5 V	4.5 V

The graph in Fig. 14(a) compares the static noise margins for HC devices with those for LSTTL. The graph illustrates that while HC circuits can drive LSTTL (as $V_{OH}(\min)$ for an HC device is greater than $V_{IH}(\min)$ for an LSTTL device), the





Fig. 14 - Static noise margins for: (a) HC devices compared with LSTTL, and (b) HCT devices compared with LSTTL in a mixed technology system.

converse is not true (since $V_{OH}(\min)$ for LSTTL is less than $V_{OH}(\min)$ for HC; there is no overlap in the noise-margin-high regions). Therefore, the noise-margin-high for LSTTL driving HC devices is said to be negative, which explains the reason for the problematical external pull-up resistor interface described in Fig. 4(a).

In a mixed-technology system with fully loaded HCT outputs driving LSTTL inputs, the static noise-margin-low is equal for both families, and the HCT devices exhibit an excellent static noise-margin-high that encompasses that displayed by LSTTL. This situation is illustrated by the graph in Fig. 14(b), which shows that HCT and LSTTL devices are fully interchangeable in a mixed-technology system.

Dynamic noise immunity

Dynamic noise immunity for HC/HCT circuits also falls into two categories, high and low. The dynamic noise-margin-low is, again, the smaller of the two, and is, therefore, the parameter considered here.

To plot the dynamic noise-margin-low for HC/HCT devices, a pulse of known magnitude, V_p , is applied to the input of a device; its width, t_w , is then increased until the device just begins to switch. The input level on which V_p is based is equal to the switching voltage minus the worst-case static noise-margin-low. Pulse width, t_w , is measured at half pulse height, $V_p/2$, and the rise and fall times, t_r and t_f , are 0.6 nanosecond. V_p is reduced in increments and the t_w for each new value ascertained. The test is repeated over a series of varying supply voltages (V_{CC} between 2 and 6 volts for HC and at 5 volts for HCT) and output currents, I_o .

The resulting graphs in Figs. 15(a) and 15(b) illustrate the





Fig. 15 - Dynamic noise immunity characteristics (worst-case, fully loaded driver) for: (a) HC devices and (b) HCT devices.

dynamic noise immunity characteristics of HC and HCT circuits, respectively. Note that an increase in I_o lowers the curve and reduces the dynamic noise immunity. As these curves illustrate for the worst-case conditions with fully loaded HC/HCT devices, a system using only HC or HCT circuits will demonstrate an increase in dynamic noise

immunity, shifting the curves up 0.3 volt.

Derived from the typical input switching threshold levels of 1.3 and 2.5 volts for HC and HCT, respectively, the noise immunity characteristics will show a typical improvement of 0.8 volt in HCT systems and 1.2 volts in HC systems.

Power-Supply Distribution and Decoupling For QMOS High-Speed-Logic ICs

by R. Funk

The HC and HCT high-speed QMOS IC logic families available from RCA offer the user many advantages over TTL logic families. These advantages include much lower power consumption, better noise margin (mainly in the HC devices), wider operating-voltage range, wider operating-temperature range, lower input current, lower three-state current, superior high-to-low and low-to-high output transition time and propagation delay balance, and better reliability. However, HC/HCT CMOS does share one common liability with LSTTL: switching transients generated on the ground and supply rails can dangerously reduce logic noise margin if not compensated.

Higher speeds, faster edges, and higher output-drive currents cause higher-frequency current transients to be imposed on ground and V_{CC} rails of an IC. The familiar $L di/dt$ voltage transient is developed, its value depending on the inductance in the ground or V_{CC} connection from chip to IC lead. For octal bus-driver types, one volt of $L di/dt$ is possible depending on inductance, device decoupling, and power-supply decoupling. This Note focuses on power-supply distribution and decoupling to reduce switching noise. One source of this noise, an important system factor relative to IC switching, is rf radiated noise, noise that can interfere with communications in the local area. Some general ways to reduce $L di/dt$ rf noise, i.e., voltage generation on ground and supply lines, are described below.

POWER DISTRIBUTION

Before decoupling can provide any noise reduction, there must first be a good power-distribution network. A good ground connection is vital, and so a good connection pattern is required.

The commonly accepted ground pattern shown in Fig. 1




Fig. 1 - Common ground path on two-sided board.

can cause problems. In the figure, an output from device 1 drives an input to device 2, and an output from device 3 drives an input to device 4. Since the signal path 1 to 2 and 3 to 4 are not coupled, there should be no crosstalk. However, devices 1 and 3 share the crosshatched part of the ground line, as shown, and switching of the output of device 1 could produce a spike on the ground of device 3, causing the input to device 4 to switch. It is, therefore, advisable to reduce the single ground path on a double-sided board by using links, as shown in Fig. 2. This advice is especially true for boards




Fig. 2 - Reducing ground paths on two-sided board.

where high currents are switched. Avoid using jumpers like the one shown in Fig. 3 for ground and power line (V_{CC}) connections. Jumpers are unlikely to be used in production printed-circuit boards, but they should also be avoided on prototype and single boards because the inductance they introduce into the lines permits coupling between outputs. Printed-circuit boards equipped with premanufactured ground connections or copper strips to connect the pins to ground should be used.




Fig. 3 - Ground connection on a logic board.


An even better solution is to use multilayer printed-circuit boards, where different layers can be used for the supply rails and the copper interconnections. The capacitive coupling between ground and V_{CC} is essential for high-frequency noise-pulse reduction. The capacitive coupling has the distinct advantage of being free from the inductive effects of the interconnections and, therefore, acts like a discrete decoupling capacitor.

Even with double-sided boards, it is advisable to have the V_{CC} and ground lines on opposite sides of the board wherever possible. A less expensive alternative to multilayer boards is the multiwire board, which offers the same high-frequency noise characteristics.

No matter what type of board is used, it is recommended that it have at least five ground pins per connector to assure ground-current distribution. The precautions taken with ground lines also apply to the V_{CC} line. Power-line stability is a must, a difference of only 0.5 V between V_{CC} lines can produce unwanted effects. It is advisable to provide separate power stabilization for each board to isolate noise sources and to eliminate large stabilizer circuits with their heavy-gauge (low-impedance) wiring to each board. However, care must be taken in designing power stabilization because a fault on a board's stabilizer circuit may be transmitted via the HC/HCT input structure to other boards, possibly causing damage.

DECOUPLING

No matter how good the V_{CC} and ground connections, all line-inductance effects cannot be avoided. This is where decoupling plays its part. Ceramic capacitors are the nearest approximation to ideal decoupling capacitors since they have almost no series inductance. But the advantage of using inductance-free capacitors is lost if long connections to the capacitor are used. These over-long connections can result in a tuned LC-circuit with a very high Q factor. The oscillations produced would have a worse effect on the circuit than if there were no decoupling at all. If it is not possible to make the decoupling connections shorter than 20 mm, place tracks in parallel, with a separation of at least one track width, as shown in Fig. 4. Making the connections thicker will have almost no effect.




92CS-38831

Fig. 4 - Comparison of decoupling tracks.

The capacitors to be used should be carefully selected. Many capacitors are produced with leads bent, as shown in Fig. 5(a); these may introduce unwanted inductance. The best capacitors are those with leads shaped as in Fig. 5(b). In tests, good decoupling was obtained by using a minimum of:

- one 47 μF bulk capacitor per standard IC card
- one 1 μF tantalum capacitor per 10 packages of SSI logic
- one 22 nF ceramic capacitor for each octal bus-driver circuit and for each counter/shift register (MSI logic)
- one 22 nF ceramic capacitor per four packages of SSI logic



92CS-38832

Fig. 5 - Optimum capacitor lead shape.

Replacing LSTTL with QMOS High-Speed Logic ICs

by J. Nadolski

Until the development of RCA HC and HCT high-speed-CMOS logic ICs, high-speed logic devices were available only in the high-power-consuming bipolar technology. The HC/HCT QMOS family features LSTTL speed along with many performance features superior to LSTTL. HCT CMOS ICs have TTL-compatible input-voltage levels and are intended to be CMOS substitutes for bipolar LSTTL logic ICs of the same type. HC CMOS ICs have CMOS voltage-level input compatibility and feature high noise immunity in all-CMOS system designs.

Replacement of an LSTTL IC with an HCT IC provides the identical logic function, same pin out, same speed, and same general-purpose logic fanout of 10 LSTTL loads, but with much less power dissipation. LSTTL bus-driver types can drive 100-ohm transmission-line terminations, but at a huge sacrifice in system power consumption. Techniques that can be used to terminate 100-ohm lines, and other types of low-power terminations involving LSTTL and QMOS ICs, are presented in this Note.

PERFORMANCE COMPARISON

Of paramount importance in the comparison of LSTTL and QMOS (HCT) performance are the identical input-voltage specifications of the two technologies:

$$V_{IL}(\max) = 0.8 \text{ V}$$

$$V_{IH}(\min) = 2 \text{ V}$$

Table I is a comparison of all applications-related parameters. It is evident from this table that not only does HCT QMOS substitute easily for LSTTL, but system performance is enhanced through such characteristics as better signal transition time and propagation delay balance, better noise margin, and lower supply and signal-line currents. The comparisons below follow the organization of Table I.

Power Consumption-(dc)—HCT power consumption is essentially zero in comparison to LSTTL. **ac (operating)**—HCT power is frequency dependent and comparable to LSTTL at continuously high operating frequencies. Generally, HCT power is much lower because average logic data rates are under 1 MHz.¹

Voltage—HC/HCT CMOS requires much less voltage regulation than LSTTL. HCT devices can actually operate at 2 to 6 volts, although they are specified for 4.5 to 5.5 volts.

Temperature—Commercial-grade HC/HCT CMOS is more realistically rated than LSTTL, -40°C to $+85^{\circ}\text{C}$, not the very limiting 0 to $+70^{\circ}\text{C}$ of most LSTTL 74 families.


Noise Margin—HCT interfacing with HCT or with LSTTL provides improved noise margin, particularly at the high end of the operating range where outputs swing to 5 volts.

Stability—The CMOS input PMOS/NMOS pair has less switching-voltage shift with temperature variation than

LSTTL, an inherent circuit advantage compared to the LSTTL diode input design with its temperature sensitivity. This HCT advantage provides better noise margin over the device operating-temperature range and better stability of RC astable multivibrators with temperature variation when these circuits employ HCT ICs.

Output Drive Current—HC/HCT CMOS has better source current than LSTTL and sufficient sink current for LSTTL interfacing requirements. Sink current is lower than in LSTTL; this characteristic minimizes current spiking and EMI generation in RCA QMOS devices. This Note will delve into line terminations relative to sink current, the one area where differences in equipment design may exist depending on the high-speed logic family used.

Timing—The HC/HCT output-stage PMOS/NMOS transistors are designed for balance at saturation in order to provide balanced output transition times. All logic stages employ PMOS/NMOS transistor sizing, Fig. 1, to balance propagation delays, Fig. 2.



SINK AND SOURCE = 4 mA (STANDARD) 10 LSTTL LOADS
CURRENT = 6 mA (BUS) 15 LSTTL LOADS

92CS-38673

Fig. 1 - Logic stage PMOS and NMOS transistor sizing to balance propagation delays.




Fig. 2 - Balanced output transition time and propagation delay.

Table I - Comparison of Characteristics of HCT and LSTTL Circuits

Characteristic	QMOS CD74HCTXXXX	74LSTTLXXXX
Quiescent Power		
Per Gate	0.025 mW	5.5 mW
Per Flip-Flop	0.05 mW	10 mW
4-Stage Counter	0.4 mW	95 mW
Per Transceiver/Buffer	0.1 mW	60 mW
Operating Power		
	Frequency In	Frequency In
Per Gate	0.1 MHz 0.2 mW 1 MHz 2 mW 10 MHz 20 mW	0.1-1 MHz 5.5 mW 10 MHz \cong 20 mW
Per Flip-Flop	0.15 mW 1.5 mW 15 mW	10 mW \cong 15 mW
4-Stage Counter	0.24 mW 2.4 mW 24 mW	95 mW \cong 120 mW
Per Transceiver/Buffer	0.25 mW 2.5 mW 25 mW	60 mW \cong 90 mW
Operating Supply Voltage	(HCT) 4.5 V to 5.5 V (HC) 2 V to 6 V	4.75 V to 5.25 V
Operating Temperature Range	-40°C to +85°C	0°C to +70°C
Noise Margin		
LS to LS	—	0.7 V/0.4 V
HC to HC	1.4 V/0.9 V	—
HCT to HCT	2.9 V/0.47 V	—
(High/Low)		
Input Switching Voltage Stability over Temp.	$V_s \pm 60$ mV	$V_s \pm 200$ mV
Output Drive Current		
Source Current at $V_{OH}=2.4$ V	-8 mA	-400 μ A
Sink Current		
Std. Logic $V_{OL}=0.4$ V	4 mA	4 mA
Bus Logic $V_{OL}=0.4$ V	6 mA	12 mA
$V_{OL}=0.5$ V	12 mA	24 mA
Output Transition Time*		
T_{TLH}	6 ns	15 ns
T_{THL}	6 ns	6 ns
Typical Gate Propagation Delay:*		
t_{PHL}/t_{PLH}	8 ns/8 ns	8 ns/11 ns
$V_{CC}=5$ V, $C_L=15$ pF		
Typical Flip-Flop Propagation Delay:		
$V_{CC}=5$ V, $C_L=15$ pF		
t_{PLH}	14 ns	15 ns
t_{PHL}	14 ns	22 ns
Typical Clock Rate of a Flip-Flop	50 MHz	33 MHz
Input Current		
I_{IL}	-1 μ A	-0.4 to -0.8 mA
I_{IH}	1 μ A	40 μ A
3-State Output Leakage Current	± 5 μ A	± 20 μ A
Reliability		
%/1000 Hours at 60% Confidence	0.0019 (RCA Report)	0.008 (RADCR Report)

*Temperature Coefficient = 0.04 ns/pF for both QMOS and LSTTL.

Frequency—QMOS clock rates are often higher than LSTTL clock rates.

Input Current—A big difference between the two technologies is the relatively large continuous dc current that flows in LSTTL interconnect wiring. Essentially no dc input current flows in HC/HCT CMOS. Typically, a few picoamperes of input back-diode current flows. This HCT advantage means better buffering and a wider frequency range in RC oscillators.

Leakage Current—Bus designs are enhanced by a four-times-lower high-Z output leakage current in HC/HCT CMOS as compared to LSTTL. For low-power designs, larger values of terminating resistors can be used.

Reliability—Reliability at 85°C junction temperature is four times improved with HC/HCT CMOS ICs. In fact, since the higher internal IC dissipation of LSTTL raises junction temperature an average of 10°C per IC, reliability improvement is even greater than the four-times improvement indicated.


INPUT/BUS/TRANSMISSION-LINE TERMINATION

Termination at inputs and outputs may be different for HCT and LSTTL devices. It is good design practice to properly terminate all unused LSTTL inputs. HCT devices can then be substituted directly, provided the unused input is returned to V_{CC} , ground or through a 1.2 kilohm or higher pull-up resistor. Output terminations are handled differently.

A discussion of termination follows. It is primarily in I/O terminations that differences in circuit design could exist and, hence, require design changes when HCT is substituted for LSTTL.

INPUT TERMINATION

The termination of unused inputs in LSTTL is not absolutely necessary because of the internal pull-up of 1.2 kilohms; however, it is good design practice to terminate all unused inputs to prevent linear operation of input circuitry. Such operation causes the circuitry to draw more power than it would under normal operation. The typical resistor values used for pull-up in termination of LSTTL are between 220 ohms and 1.2 kilohms; typical pull-down values are between 680 ohms and 1 kilohm. Unlike the case with LSTTL devices, unused HCT inputs must be terminated since the input is a very high impedance and, if left open, could cause the input circuitry to float into a linear mode of operation, thus drawing excessive current or causing oscillation. HCT devices **must** be terminated to V_{CC} or ground or with a pull-up or pull-down resistor with a value of 1 kilohm to 1 megohm, as shown in Fig. 3. The large-value resistors reduce the power dissipation of the driving devices.



92CS-35691 92CS-38690
 Fig. 3 - Methods of terminating HCT devices: (a) pull-up, (b) pull-down.


If an HCT device is to be used in a plug-in card system, all of the inputs from the card to the system **must** be terminated with pull-up resistance of a minimum value of 10 kilohms. In equipment designs using HC or HCT CMOS devices, where the inputs may be terminated to V_{CC} , there is an inherent current when V_{CC} is momentarily at ground.

One of the major uses of LSTTL is in computer and microprocessor-based systems. Parts such as bus drivers, transceivers, octal latches, and line drivers are widely used. All of these parts have three-state outputs. Three-state outputs allow a large number of circuits to connect to the same data bus by creating an open circuit on the device's output when it is not being accessed or utilized. The buses are usually terminated by a pull-up or a pull-down resistor. This resistance is necessary to prevent noise from being picked up on the bus. For LSTTL, the value of the pull-up resistor ranges from 330 ohms to a maximum of 100 kilohms. The choice of a pull-up or pull-down resistor will depend on whether a high or low state is required on the bus during the high-impedance state.

Termination resistors are usually placed at the most distant point from the bus-driving device. Multiple termination can be used, but these terminations must be individually high enough in resistance value so that the parallel resistive load on the bus driver is not too low; this load should be approximately 100 ohms minimum thevenized R for LSTTL bus drivers.

The typical values of pull-up for HCT bus drivers range from a minimum of 750 ohms to a maximum of 1 megohm. The choice of the resistor value involves a tradeoff between power and bus speed. A larger value of resistance will save power but will slow down the bus; a smaller value of resistance will speed up the bus, but will waste power. Typical values of pull-down resistance range from 680 ohms to 1 kilohm. A bus termination is a **must** for HC/HCT devices if the bus is to be in the high-impedance state for more than 100 microseconds. However, it is usually a good idea to terminate the three-state bus in case the system stops momentarily in the high-Z state or there is noise due to crosstalk in the system.

In any bus-driving configuration, all ICs must be by-passed with ceramic by-pass capacitors of at least 0.01 microfarad, as shown in Fig. 4. The capacitor is placed as close as




92CS-38688

Fig. 4 - IC by-passing arrangement in a bus-driving configuration.

possible to the ground pin to minimize inductance and, hence, ringing in the ground of the IC. Where HC/HCT is driving a terminated line and some slight ringing into ground exists, and this ringing or noise is above or near the input switching voltage of 1.3 volts, the receiving IC should be an HC CMOS type, which has an input switching point of approximately 2.3 volts (1 volt more than LSTTL or HCT).

In some critical applications where almost no noise can be tolerated, the board or card can be bypassed with a 10-ohm or lower value resistor of the proper power rating in series with the supply line, and a 33 microfarad or larger capacitor across the supply, as shown in Fig. 5. This RC combination is placed at the point where the power supply comes into the board or card.



92CS-38689

Fig. 5 - By-passing the board or card in a critical operation where almost no noise can be tolerated.

DRIVING TRANSMISSION LINES

Another type of termination required is that for transmission lines. This type of termination is used where data must travel over long distances in a system, in a large backplane, over coaxial cable, or in twisted-pair lines. This termination creates a low impedance that prevents noise and crosstalk from generating false data. Typical LSTTL systems use

nominal 100-ohm twisted-pair, strip-line, or coaxial transmission-line impedances. This low impedance is necessary to the transmission of signals at high speeds without data degradation due to line capacitance or inductance. Fig. 6 shows a common LSTTL type of transmission-line termination. In order to drive this 120-ohm load, the LSTTL output sink current is required to be at least 24 milliamperes at a V_{OL} of 0.5 volt.




Fig. 6 - Common LSTTL transmission-line termination.

There are two powerful arguments for not duplicating this same 24 mA/0.5 V output specification in a well-designed HC or HCT bus-driver output stage:

1. 0.25 watt per output, 2 watts per octal driver, is high-power design, not moderate or low-power equipment design.
2. A CMOS output sink current of 24 milliamperes at 0.5 volt will give rise to an objectionably high transient current when switching, and will produce EMI which is objectionably large, much larger than the LSTTL output with the same current/voltage level. Fig. 7 shows the much higher I_{sat} in an NMOS output sink transistor versus an n-p-n output sink transistor. I_{sat} is twice as large, as are dv/dt and EMI, in CMOS as in LSTTL devices.




Fig. 7 - Comparison of I_{sat} in an n-p-n transistor and an NMOS transistor.

The RCA QMOS-device output stage is designed to provide typically more than 12 milliamperes at 0.5 volt. The QMOS I_{sat} is, then, similar to the LSTTL I_{sat} . The all-important noise-generation factor (EMI) is also similar at this current/voltage level.

The lowest impedance that an HCT/HC device can drive in the ac/dc termination described above is approximately 700 ohms, as shown in Fig. 8. This impedance is created with a




Fig. 8 - Lowest-impedance arrangement in transmission-line termination.

1.6 kilohm pull-up and 1 kilohm pull-down resistor, a combination that retains the 1/3 pull-down to 2/3 pull-up terminating-resistance design criteria. The terminators should be placed as close as possible to the receiving circuit. Higher values of transmission-line impedance can be used to save power, but the advisability of this choice will be determined by the speed of the data on the transmission line and the distance the data must travel.

More than one termination of the type described can be used on the same line if required because of long line length or a very noisy environment; but the designer must remember that the worst-case sinking limit is still 12 milliamperes at 0.5 volt, and should treat these terminating impedances as being in parallel and limited to 700 ohms, as shown in Fig. 9.




Fig. 9 - Multiple terminations on the same transmission line.

The above termination is useful for both dc and ac transmission-line terminations. With HC/HCT devices, a dc termination is not necessary, but an ac termination is a must. If the designer must have a transmission-line termination in an HC/HCT system, or must intermix families, then a variation on the voltage-divider termination can be used, as shown in Fig. 10.




Fig. 10 - Transmission-line termination in HCT system or when families are intermixed.

Capacitor C is used to create a low impedance during switching. HC/HCT outputs can deliver up to 70 milliamperes during switching on bus types and up to 50 milliamperes on standard types. The value of C depends on the maximum frequency, f, of the bus. This value can be determined by the formula:

$$C = \frac{1}{2\pi f X_c} \quad (1)$$

where X_c is approximately 50 ohms.

A typical value for C when f_{max} is 4 MHz or greater is 790 picofarads. When there is no switching, the only dc current present comes from the pull-up resistor. This configuration not only saves power but allows HC/HCT to drive a modified low-impedance transmission line. The configuration in Fig. 11 pulls the bus into the high state when it is in the high-impedance mode. If a low state is required on the




Fig. 11 - Configuration used to pull the bus into the high state when it is in the high-impedance mode.

bus, the configuration in Fig. 12 can be used. If more than one of these terminations are required on the same line, the designer must treat the terminations as being in parallel, and should adjust the values of R and C to comply with the maximum dc sink current of 12 milliamperes at 0.5 volt, as shown in Fig. 13.




Fig. 12 - Configuration used to pull the bus into the low state when it is in the high-impedance mode.




Fig. 13 - When more than one of the terminations of Figs. 11 and 12 are needed, the terminations are adjusted and treated as if they are in parallel.

DRIVING COAXIAL CABLE

LSTTL ICs can drive transmission lines using coaxial cable. Various types of coaxial and triaxial cable are available, but the most commonly used is the 75-ohm RG-59/59U, which has an impedance of 75 ohms at its nominal operating frequency. LSTTL bus drivers can directly drive almost all of the popular terminations used with coaxial-cable drive. One of the most commonly used is shown in Fig. 14. An




Fig. 14 - A commonly used LSTTL coaxial-cable termination.

HC/HCT device cannot drive any of these terminations without exceeding its maximum sink current. However, HC/HCT devices can drive coaxial cable by using the modified transmission-line termination shown in Fig. 15 or a modified resistor terminator, as shown in Fig. 16. The coaxial cable should be terminated at both ends in cable runs over 50 feet, again keeping in mind the maximum limits of HC/HCT sink current. Equation 1 can be used, with the addition of the figure for the capacitance of the coaxial cable, per foot, to calculate the correct value of capacitance C in Fig. 17.




Fig. 15 - Modified transmission-line termination used with HCT devices driving coaxial lines.




Fig. 16 - Modified resistor termination used with HCT devices to drive coaxial lines.




Fig. 17 - Effect of cable capacitance on termination.

By using a modified transmission-line termination for HC/HCT devices, and depending on the maximum frequency to be driven, coaxial cables of various lengths can be CMOS driven. A typical example is shown in Fig. 18, where an HC/HCT device drives more than 50 feet of RG-59U coaxial cable with a modified termination of 75 ohms. A series capacitor in the resistor leg that goes to +V_{CC} is placed at the receiver end of the cable to eliminate degradation which could cause false data to be received.




Fig. 18 - Termination configuration used to eliminate possibility of false data at receiver.

DRIVING RIBBON CABLE

When using HC/HCT ICs to drive signals over ribbon cable, there are length limitations resulting from the high impedance of the CMOS input. The drive limit is two feet maximum at normal data rates when driving without any termination and without the use of an alternate ground scheme (alternating signal carrying and grounded wires, as shown in Fig. 19) in the ribbon cable. Beyond two feet, crosstalk between signal lines can cause errors in data. If the receiving IC is an HC type, the maximum drive lengths can double.




Fig. 19 - Alternate ground arrangement of ribbon cable.

When driving with no termination but with the alternate ground method, the maximum drive length before crosstalk between signal lines can cause errors in data is six feet at normal data rates.

HC/HCT devices can drive longer ribbon cable by using various terminations: pull-up, pull-down, or one of the modified transmission-line terminations. When using a 1-kilohm pull-up resistor per wire as a termination, the maximum length without alternate ground before crosstalk can become a problem is four feet at normal data rates. When using the same setup with an alternate ground scheme, as shown in Fig. 20, the maximum length of drive is

seven feet at normal data rates. The maximum drive limit is six feet, as shown in Fig. 21, when a modified transmission-line termination with an impedance of approximately 100 ohms and no alternate ground scheme is used at normal data rates. More than 15 feet can be driven at a data rate of 10 MHz when the alternate ground scheme is employed along with the termination of Fig. 21. The length can be extended by using any of the above terminations at both the receiving and transmitting ends of the cable.




Fig. 20 - Ribbon-cable termination using 1-kilohm pull-up resistor and alternate ground arrangement.




Fig. 21 - HCT ribbon-cable termination for normal data rates using impedance of approximately 100 ohms and no alternate ground system.

There are many other types of transmission-line terminations, but those shown above are the most commonly used with HCT/HC devices. When contemplating terminations of any sort, the designer must remember that HCT/HC devices have a current-sinking limit at 0.4 volt of 6 milliamperes, and at 0.5 volt of 12 milliamperes. These limits **must** be observed. By following the termination criteria described above, system power consumption is reduced, reliability is greatly improved, and system cost is decreased.

REFERENCES

1. For a full discussion of HC/HCT power consumption and how to calculate it, see RCA Solid State Publication ICAN-7315, "Power Consumption in QMOS Logic Circuits," by R. Funk.

Astable Multivibrator Design Using High-Speed QMOS ICs

by L. Marechal

This Note describes the design of astable multivibrators using RCA high-speed-CMOS (QMOS) integrated circuits (CD54/74 HC, HCU, HCT04 and 132), and multivibrator performance at frequencies up to 10 MHz.¹ Algebraic equations permit the values of R and C for a given oscillator frequency to be quickly determined. The effect of supply voltage and temperature variation on multivibrator performance is discussed along with the inherently low power consumption of QMOS relative to LSTTL. In addition to much lower power dissipation than other technologies, a distinct advantage of QMOS RC multivibrator design is the choice of a very wide range of RxCx, which leads to an exceptional frequency range.

OPERATING FREQUENCY

Fig. 1 (a) shows the basic multivibrator circuit configuration. Resistor R and capacitor C fix the operating frequency. R_s assures that frequency will be independent of minor supply-voltage variations, and reduces the time-period variations to less than 5% with variations in transfer voltage. Fig. 1 (b) shows the operating waveforms of the circuit.

Equation (1) determines the time-period T:

$$T = -RC \ln \frac{V_{TR} (V_{CC} - V_{TR})}{(V_{CC} + V_D)^2} - \frac{K}{K+1} RC \ln \frac{K(V_{CC} + V_D)}{K(V_{CC} + V_{TR}) + V_{TR} - V_D} - \frac{K}{K+1} RC \ln \frac{K(V_{CC}/V_D)}{K(2V_{CC} - V_{TR}) - V_{TR} - V_D} \quad (1)$$

where V_{CC} is the supply voltage, V_{TR} is the transfer voltage, V_D is the diode forward voltage drop, and K is R_s/R.


High-speed CMOS devices have a built-in 100 to 150-ohm input resistor which has little influence on speed because C charges and discharges through R and the IC output.

As K approaches infinity, the variation in time period as a function of V_{CC} approaches zero. Variation in period with transfer voltage is reduced by 10% for K=0 and by 5% for large values of K.


Figs. 2(a) and 2(b) are plots of the theoretical time periods, as calculated from equation (1), for HC and HCT devices, respectively. In all calculations V_D = 0.6 V. Equation (1) can be simplified for large values of K to the form shown in equation (2):

$$T = -RC \ln \left(\frac{V_{TR}}{V_{CC} + V_{TR}} + \ln \frac{V_{CC} - V_{TR}}{2V_{CC} - V_{TR}} \right) \quad (2)$$

where K ≥ 10.



92CS-38840
(a)




NOTES

1.	V _S
HC	0.5 V _{CC}
HCU	0.5 V _{CC}
HCT	1.4 V FOR V _{CC} = 5 V


2. SMALL CLAMPING ACTION OF INPUT DIODES: NEGLIGIBLE FOR LARGE R_S; SIGNIFICANT FOR SMALL R_S

92CS-38839
(b)

Fig. 1 - (a) Astable multivibrator using the CD54/74 HC/HCU/HCT04, (b) waveforms for the circuit of (a).



(a)



(b)

Fig. 2 - Time period (T) as a function of RC using equation (1) for (a) HC04 type and (b) HCT04 type.

Using the HC04 type, equation (2) can be simplified if the valid assumption that $V_{TR} = 0.5 V_{CC}$ is made. Then:

$$T = 2.2 RC \quad (3)$$

Fig. 3 illustrates how little the choice of either equation (1) or (3) affects results in a practical case.






Fig. 3 - Time period as a function of RC using theoretical approach of equation (1) versus equation (3) for type HC04.


Figs. 4(a) through 4(c) show plots of measurements and calculated values of the time-period as a function of the time constant, RC, for the three series HC, HCU, and HCT, respectively. The simplified equation, (3), was used in each case. Note that the plot for the HCT04 (Fig. 4(c)) shows good tracking of calculated values (using equation (3)) with measured values, even though $V_{TR} = 0.31 V_{CC}$ instead of $0.5 V_{CC}$.



(a)



(b)



(c)

Fig. 4 - Measured versus calculated T as a function of RC for (a) HC04 type, (b) HCU04 type, and (c) HCT04 type.

Fig. 5 identifies the area of validity of R and C for equations (1) and (3). Measurements were made with the time constant as a parameter. The points on the chart are ratios of measured to calculated time period. The design guidelines used to keep the ratio of measured T to calculated T close to one, as shown in Fig. 5, follow.





Fig. 5 - Area of theoretical equation validity. Points are ratios of measured to calculated T.

R_s in Fig. 1 must not be made too large, as the multivibrator time constant and phase shift is influenced by this resistance (as well as by stray wiring and breadboard capacitance). A large value of R_s will change the time period and cause spurious oscillations and glitches.


In the oscillator circuit, C should be greater than or equal to 100 pF to eliminate probe and stray capacitance interference. R should be greater than or equal to 100 ohms to support the function of R_s . However, to avoid parasitic oscillation, R must not be made too large. Appropriate values of R and C depend upon circuit design and layout.

Equation (3) is valid for $R \geq 50$ kilohms and $C \geq 1000$ pF; use equation (1) for $R < 50$ kilohms, and $C < 1000$ pF. However, note that, as implied above, if C is less than 1000 pF, stray capacitance will affect the entire system.

CMOS multivibrator designs have long been known to be temperature insensitive. The variation of the input switching voltage (V_s) with temperature in a QMOS device is only ± 60 mV over a range of -55°C to $+125^\circ\text{C}$; in contrast, the LSTTL V_s varies ± 200 mV over the same temperature range. Figs. 6(a) and 6(b) reflect the minor change in period T, less than 3% for HC and 10% for HCU devices over a 150°C temperature range, resulting from the small variation in QMOS V_s .



(a)



(b)

Fig. 6 - Time period as a function of temperature for (a) HC04 type and (b) HCU04 type.

POWER CONSUMPTION

One of the major advantages of the CMOS technology and, hence, QMOS ICs, is the low power dissipation. The power consumed by the RC oscillator of Fig. 7, using the HCT04 is:

$$P_D = P_A + P_B \tag{4}$$

where

$$P_A \text{ and } P_B = (C_{PD} + C/2)V^2f \tag{5}$$

C_{PD} is a capacitive value used to represent internal inverter power consumption. C_{PD} is rated at 36 pF on the HC/HCT04 Data Sheet. The C in equation (5) is the RC oscillator capacitance seen as a load that is shared by inverters A and B of Fig. 7.

Table I contains parameters, data, and calculations for five operating frequencies. Fig. 8 shows plots of the measured

Table I - Measured VS Calculated RC-Oscillator Power Dissipation ($V_{CC}=5.5$ V)

RC	R (ohms)	C (F)	T	T/C (s/F)	f	I meas'rd (mA)	V_I meas'rd (mW)	$(72 \text{ pF} + C)V^2$ 2.2 RC P calculated (mW)	2.2 RC T (ms)	2.2 R T/C (s/F)
$4.7 \cdot 10^{-8}$	470	10^{-10}	166 ns	$1.66 \cdot 10^3$	6.024 MHz	11.066	60.863	50.32	$0.1034 \mu\text{s}$	$1.034 \cdot 10^3$
$4.7 \cdot 10^{-7}$	4700	10^{-10}	$1.4 \mu\text{s}$	$1.40 \cdot 10^4$	714 kHz	2.998	16.489	5.032	$1.034 \mu\text{s}$	$1.034 \cdot 10^4$
$4.7 \cdot 10^{-5}$	47,000	10^{-9}	$116 \mu\text{s}$	$1.16 \cdot 10^5$	8.62 kHz	0.9082	4.995	0.2946	0.1034	$1.034 \cdot 10^5$
$4.7 \cdot 10^{-3}$	47,000	10^{-7}	12.6 ms	$1.26 \cdot 10^5$	79.36 Hz	0.644	3.542	0.2926	10.34	$1.034 \cdot 10^5$
$4.7 \cdot 10^{-2}$	22,100	$2.2 \cdot 10^{-6}$	12.4 ms	$1.24 \cdot 10^4$	80.64 Hz	0.707	3.888	0.622	106.964	$4.362 \cdot 10^4$




Fig. 7 - RC oscillator circuit.




Fig. 8 - Power dissipation in oscillator (using an HCT04) as a function of T/C ratio ($V_{CC} = 5.5$ V).

versus calculated power. Table I and Fig. 8 illustrate two key points concerning RC oscillator power:

1. Power is heavily dependent on the value of C.
2. Calculations are valid only at higher frequencies, generally above 1 MHz.

Because of the dependence of power on both the frequency and value of C, power is plotted (Fig. 8) as a function of the T/C ratio. Fig. 9 illustrates a common method of reducing QMOS RC-oscillator power consumption. In the circuit, small-valued, current-limiting resistors, R_r , are placed in series with the circuit dc supply voltage, V_{CC} , and with the ground terminals. This arrangement reduces the CMOS flowthrough current during slow switching transitions, when both the PMOS and NMOS transistors conduct transient current from V_{CC} to ground.

In addition to reducing power consumption, resistor R_r also decreases the RC operating frequency. The power reduction is more pronounced with HCU devices, for which the spiking-current component is larger. In these devices, the switch from the low level to the high level and vice versa begins at an input-switching voltage lower in the ground-to- V_{CC} range than in other QMOS types. HC devices do not see a significant reduction in power unless the operating frequency is very high. There is a 20% power reduction at 6 MHz with a 50-ohm R_r , while there is no improvement at all at 10 kHz with the same resistance. In the case of HCU devices, the power benefit from the introduction of the 50-ohm R_r , is 60% at 5 MHz, but only 20% at 10 kHz for a V_{CC} of 4.5 V. At low frequency in any QMOS device, the spiking current losses become negligible compared to the power dissipated in the external components.






Fig. 9 - Common method of reducing QMOS RC-oscillator power consumption.

The effect of resistor R_r in Fig. 9 is to decrease the output charging current of CMOS inverter (B) into capacitor C, hence the increased charging time of C. The impact of R_r on frequency when large values of resistor R are used is minimal; there is a 2% frequency decrease for HC and a 2.5% decrease for HCU when R_r is 47 kilohms, C is 1000 pF, and R_r is 1 kilohm. Figs. 10(a) and 10(b) plot power consumption against the value of R_r , for the HC04 and HCU04 types, respectively.



(a)



(b)

Fig. 10 - Power dissipation in an oscillator as a function of R_r . In (a) the oscillator employs an HC04, in (b) an HCU04.

RC OSCILLATOR USING THE HC/HCT132 SCHMITT TRIGGER

The RCA HC/HCT132 can be used in an astable multivibrator, as shown in Fig. 11. The equation used to calculate the period T is:

$$T = RC \ln \frac{V_{CC}-V_N}{V_{CC}-V_P} + RC \ln \frac{V_P}{V_N} \quad (7)$$




Fig. 11 - The HC/HCT132 in an astable multivibrator circuit.

Fig. 12 plots measured T versus RC for the HC132. Also plotted in Fig. 12 are calculated values of T versus RC using equation (7). Fig. 13 is a plot of measured T versus RC for the HCT132. Figs. 14(a) and 14(b) show measured power dissipation as a function of time-constant RC in oscillators employing the HC132 and HCT132, respectively.




Fig. 12 - Measured and calculated time period of oscillating HC132 as a function of time constant RC.




Fig. 13 - Measured time period of oscillating HCT132 as a function of time constant RC.





Fig. 14 - Measured power dissipated as a function of T/C, (a) in an oscillating HC132 and (b) in an HCT132.



REFERENCES

- For more information on CMOS circuits in oscillators and other timing applications, see:
 - "Astable and Monostable Oscillators Using RCA CMOS Digital Integrated Circuits," RCA Solid State Application Note ICAN-6466.
 - "Using the CD4047A in CMOS Timing Applications," RCA Solid State Application Note ICAN-6230.
 - "Simplified Design of Astable RC Oscillators Using the CD4060B or Two CMOS Inverters," RCA Solid State Application Note ICAN-6883.
- For a discussion of C_{PD} , see *QMOS High-Speed CMOS Logic ICs*, RCA Solid State DATABOOK SSD-290, under "Description of QMOS product Line."

Linear Application of the CD54/74HCU04 QMOS Hex Inverter

by W. Austin

Because the CD54/74HCU04, Unbuffered Hex Inverter,¹ is a QMOS device based on a 3-micron process, it is an excellent high-speed digital switch. Its linear characteristics feature low capacitance and high current drive. A high transconductance associated with the high current drive is contributed by pairs of complementary NMOS and PMOS transistors, which form relatively simple inverting amplifiers. There are six of these transistor-pair amplifiers in the HCU04; each has a common V_{CC} and ground. A variety of application circuits are included in this Note to illustrate the many uses of the HCU04 amplifier.

The equivalent circuits shown and the characteristics described in this Note will help the user to apply the HCU04 in linear applications (a knowledge of linear-feedback circuit theory is assumed). Fig. 1 shows the internal functional diagram and the circuit schematic of each inverter.




Fig. 1 - The HCU04 Hex Inverter: (a) functional diagram, (b) internal schematic.

PMOS AND NMOS DEVICE CHARACTERISTICS

As mentioned above, each pair of PMOS and NMOS devices in the HCU04 make a relatively simple inverting amplifier; one feedback resistor provides static bias. The amplifier transfer characteristic of each unbuffered inverter has a dynamic range of up to three volts, peak-to-peak, with good linearity in the center one volt, peak-to-peak, region. The transfer characteristic of the HCU04 is shown in Fig. 2.




Fig. 2 - Min./max. and typical switching transfer characteristics of the HCU04 Unbuffer Hex Inverter.

The characteristics desired in any high-quality amplifier are high gain, good linearity, and wide bandwidth. The wide bandwidth of the HCU04 is inherent in the QMOS process, but its gain and linearity are a function of the transfer parameters.

The slope of the transfer curve is determined by the transition of the PMOS and NMOS devices; this slope can be evaluated with a sweep at the gate input. On a positive, increasing voltage, the p channel is pinched off near the positive V_{CC} level. The n-channel drain current is enhanced as the voltage increases from ground toward the V_{CC} level. In reverse, the p-channel current is increased with negative-going input voltage, while the n-channel current is decreased.

Families of curves showing typical drain characteristics for both the PMOS and NMOS devices are shown in Fig. 3. The characteristics are standard for n and p enhancement-type devices. The drain currents in the p and n devices are balanced by device design: the typical n-channel width is 800 microns; the typical p-channel width is 1800 microns. This dimension compensates for the lower PMOS-channel hole mobility.





Fig. 3 - Typical drain family characteristics of the HCU04: (a) NMOS and, (b) PMOS sections.

When the inverting amplifier is in an unloaded condition, each PMOS or NMOS device is both a driver and load over some portion of the transfer curve. Since the equity of current in each device must be maintained, and since each device must act as a current sink or source, the amplifier output voltage is determined by the balance of current sink and current source bias conditions. The drain current, I_d , in each amplifier peaks, typically, when both channels are balanced at $V_{in} = V_{out} = V_{cc}/2$. Any imbalance of drain

characteristics may cause a deviation in peak drain current, and produce a crossover offset in the transfer characteristic. Typically, the offset is less than $\pm 5\%$ of the V_{cc} range. This figure represents what is called the "offset tolerance."

LOADLINE CHARACTERISTICS

To better show how the HCU04 functions in its linear transitions of the input-voltage range, the PMOS and NMOS drain loadlines have been plotted, as the gate voltage, V_{in} , is stepped, at incremental points of operation; Fig. 4. The figure includes a 75-ohm loadline at $V_{cc}/2 = 2.5$ V as a point of reference.




Fig. 4 - Loadline plots on the NMOS and PMOS drain-family characteristics as V_{in} is varied from zero volts to $V_{in} = V_{cc} = +5$ V in the HCU04.

The loadline curves defined in Fig. 4 by path ABC for the NMOS device and A'B'C' for the PMOS device are the respective loci as V_{in} varies from ground to $V_{cc} = +5$ V for the unloaded HCU04. An optimum external-resistance loadline of the NMOS device is normally a straight line extending with a negative slope from gate cutoff to the quiescent operating point and through to the saturated knee of the family of drain curves. A similar positive slope loadline applies to the PMOS device. Since an MOS transistor is not a linear load element, the extremes of the loadline exhibit the nonlinearity shown in Fig. 4. And because each saturated PMOS or NMOS device is a load in parallel with any external load, nonlinearity may occur at the extremes of drain-voltage swing. An output voltage range of 1.5 to 3.5 volts will provide a linear high-impedance source resistance in parallel with the external 75-ohm load.

In the NMOS loadline area, A, the loadline rises sharply from coordinates $V_d = +5$ V and $I_d = 0$ mA with a slope equal to the saturated channel resistance of the PMOS device. The +5 V and 0 mA point corresponds to the NMOS channel cutoff. Progressing on the loadline locus: as V_{in} increases, the curve rounds from A to B, where the PMOS device changes from a saturated device to an active load. As the slope of the curve flattens, a balance of maximum source and sink current is reached. The transition across the flat portion of the loadline curve will occur with a few millivolts of delta change of V_{in} , and peak I_{cc} current should occur when $V_{in} = V_{cc}/2$.

In the C area of the curve, the PMOS device is a high-impedance active current sink controlling the NMOS drain current, which is decreasing in value as the PMOS channel is being pinched off. A similar description of the PMOS loadline applies to the A'B'C'-curve loadline locus. The combined action of the PMOS and NMOS devices, as V_{in} varies from zero to V_{cc} , produces an active transfer curve.

Balanced PMOS and NMOS characteristics will produce a transition at B and B', where $V_{in} = 2.5$ V when $V_{cc} = 5$ V. Any variation in this balance will produce a crossover offset in the transfer characteristic, as described above.

The transition of the loadline characteristic for $0 < V_{in} < V_{cc}$ produces the transfer characteristic of Fig. 5. At either end of the loadline, the effective amplifier source impedance, R_a , is low because the internal load consists of the saturated drain of the p or n device. In the center of the range, both the PMOS and NMOS devices are linear, with high effective R_a . If the V_{in} signal swings beyond the knee (or corners) of the transfer characteristic, compression of the output signal will result. Fig. 5 shows an example of a linear sinewave input and output signal.




Fig. 5 - Amplifier transfer characteristics of the HCU04 amplifiers.

LINEAR-AMPLIFIER MODEL

A linear-amplifier model of the HCU04 includes the inverting amplifier and its associated input, output, and feedback capacitance, as shown in Fig. 6. An external feedback resistor, R_f , provides bias stability.

If the input coupling capacitor, C_c , is sufficiently large, the op-amp closed-loop gain is given by:

$$A_{fb} = \frac{A_{ol}}{1 + (1/B)(1 - A_{ol})}$$

where A_{ol} is the open-loop gain, and $B = R_f/R_s$, the feedback resistor ratio.




Fig. 6 - Linear model of each of the six amplifiers of the HCU04.

The normal op-amp gain equations usually assume A_{ol} to be very large, and the output impedance very small. For the circuit of Fig. 6, the gain becomes $-(R_f/R_s)$. This approximation will contain some error when applied to the HCU04 because the open-loop gain is typically 16, not a very small number in comparison to the open-loop gain of most op amps.

The feedback-resistor bias will stabilize amplifier operation near the center of the transfer curve; some offset is present, as noted above. The offset will reduce the dynamic range of output, but requires no correction unless dc coupling is used. The expected offset is typically less than ± 0.25 volts.

EQUIVALENT CIRCUIT

Calculations based on an equivalent linear model may be used to predict various biasing results. A two-generator linear-circuit model is shown in Fig. 7.




Fig. 7 - Circuit equivalent of the HCU04 with two source generators and no feedback.

Since the V_{out} node equation for the two generator equivalent circuit is:

$$-g_{mp}(V_{in}) - g_{mn}(V_{in}) = V_{out}(1/R_{dn} + 1/R_{dp} + 1/R_L)$$

and

$$A_{ol} = V_{out}/V_{in} = \frac{-(g_{mp} + g_{mn})}{(1/R_{dn} + 1/R_{dp} + 1/R_L)}$$

The source-generator and parallel conductances of the NMOS and PMOS equivalent models may be simply added into one equivalent.

A single-generator model has no restrictions, provided the equivalent circuit is a reasonable linear approximation. A simplified model of the circuit of Fig. 6, with associated capacitance and biasing, is shown in Fig. 8. The single-model equivalent-current generator and effective source impedance may be determined from the separate device models, and is equal to:

$$g_m = g_{mp} + g_{mn}$$

$$R_d = R_{dp} R_{dn} / (R_{dp} + R_{dn})$$




Fig. 8 - Simplified HCU04 circuit model with associated capacitance and biasing.

All further references to g_m and R_d imply a single-generator model. It should be noted, however, that use of the two-generator equivalent model does have practical merit in the analysis of abnormal input-signal conditions or when considering the effects of V_{cc} and ground-terminal impedance.

Determination of the g_m and R_d parameters is based on either direct evaluation from the drain family characteristics of Fig. 3 or measured data. From the curves of Fig. 3, g_m is $\Delta I_d / \Delta V_{in}$, and R_d is the tangential $\Delta V_d / \Delta I_d$ slope on the V_{in} bias line at the point of operation. The simplest way to determine g_m is to measure $A \sim A_{oi}$ when R_f is very large and R_s is small, e.g., 100 kilohm and 50 ohms, respectively.

When R_L is much less than R_d :

$$A \sim -g_m R_L, \text{ and } g_m \sim A/R_L$$

The gain is then measured under the same conditions with R_L removed (open) and R_d as the effective load. For this condition,

$$A \sim -g_m R_d, \text{ and } R_d \sim A/g_m$$

A variety of amplifier gain conditions have been measured for the circuit of Fig. 9 and, in some cases, calculations have been made for g_m and R_d . A tabulation of the results is shown in Table I.




Fig. 9 - Simplified amplifier circuit configuration used to measure gain and equivalent model characteristics. Table I shows results.

Table I - Measured Amplifier-Gain Conditions for the Circuit of Fig. 9.

A. Conditions: $V_{cc} = \pm 2.5 \text{ V}$, $I_{cc} \sim 6 \text{ mA}$

Measurement

Measurement No.	AC/Direct (input)	R_s (k Ω)	R_f (k Ω)	R_L (ohms)	V_{out}/V_{in} (gain)
1	Direct	1	3	1000	2
2	Direct	1	3	none	2.4
3	Direct	1	3	75	0.75
4	Direct	0.5	3	75	1.0
5 ¹	AC	0.05	100	75	1.4
6 ²	AC	0.05	100	none	25

Calculated: 1. $g_m \sim A/R_L \sim (1.4/75) = 0.0187 \text{ mhos}$
 2. $R_d \sim A/g_m \sim (25/0.0187) = 1340 \text{ ohms}$

B. Conditions: $V_{cc} = \pm 3 \text{ V}$, $I_{cc} \sim 10 \text{ mA}$

Measurement

Measurement No.	AC/Direct (input)	R_s (k Ω)	R_f (k Ω)	R_L (ohms)	V_{out}/V_{in} (gain)
1 ¹	AC	1	100	none	16
2 ²	Direct	0.5	100	75	1.5
3	Direct	1	100	75	1.45
4	AC	3	3	none	0.86

Calculated: 1. $R_d \sim A/g_m \sim (16/0.02) = 800 \text{ ohms}$
 2. $g_m \sim A/R_L \sim (1.5/75) = 0.02 \text{ mhos}$

Operation of the HCU04 in a multiple output configuration is practical. A circuit using all six amplifiers in parallel is shown in Fig. 10. The table of gain results for a variety of conditions is shown in Table II.

OPEN-LOOP GAIN

Unlike op-amp gain, HCU04 amplifier gain is not sufficiently high or the output impedance low enough to allow simple

general approximations. However, a simplified method of determining HCU04 amplifier performance in an open-loop condition is possible, and useful, in many applications. A basic open-loop equivalent-circuit model of the HCU04 is shown in Fig. 11. This circuit is based on the equivalent-current-generator model of Fig. 8 with $R_s = 0$. A large value is used for the static bias resistor, R_f , a value much larger than the input source resistance.




Fig. 10 - Six amplifiers of HCU04 in parallel line driver. Table II shows results.

Table II - Measured Results for Multiple Parallel Amplifier of Fig. 10

Conditions: $V_{cc} = \pm 2.5$ V, $I_{cc} \sim 32$ mA

Measurement No.	Measurement				V_{out}/V_{in} (gain)
	R_s (k Ω)	R_f (k Ω)	R_L (ohms)		
1	1	1	none		0.9
2 ¹	1	100	none		18
3 ²	0.05	100	75		6.0

- Calculated: 1. $R_d \sim (A/g_m) \sim (18/0.08) = 225$ ohms
 2. $g_m \sim A/R_L \sim (6/75) = 0.08$ mhos




Fig. 11 - Basic equivalent circuit model for simplified gain, Z_{in} and Z_{out} calculations.

Using voltage-node equations with an assumed current drive input, J_{in} , the matrix determinant for the circuit of Fig. 11 is:

$$\Delta = \begin{vmatrix} (Y_i + Y_f) & (-Y_f) \\ (g_m - Y_f) & (Y_d + Y_f) \end{vmatrix}$$

The open-loop gain equation is:

$$A = \frac{V_{out}}{V_{in'}} = \frac{Y_f - g_m}{Y_d + Y_f} \sim \frac{-g_m}{Y_d + Y_f}$$

The admittance terms include frequency, f , where $\omega = 2\pi f$. The complex terms are:

$$Y_f = (1/R_f) + j\omega C_f$$

$$Y_i = j\omega C_i$$

$$Y_d = (1/R_d) + j\omega C_o$$

For the low-frequency case, the gain is approximately:

$$A \sim -g_m R_d \parallel R_f$$

where $R_d \parallel R_f$ is R_d in parallel with R_f . The R_d term may be modified to include R_d in parallel with external load R_L .

In the case where there is no external R_L and $R_d \ll R_f$, the gain solution simplifies to:

$$A \sim -g_m R_d$$

In the case where $R_L \ll R_d$, the gain solution simplifies to:

$$A \sim -g_m R_L$$

Both of these simplified expressions provide reasonably accurate values of g_m and R_d , and were used to obtain the values in Table 1. As the table shows, when the gain (A) was measured as 16 times for the ± 3 -volt V_{CC} condition with no load, and 1.5 times with a 75-ohm load, the solutions were readily determined to be $g_m = 0.02$ mhos and $R_d = 800$ ohms. Lower signal levels and smaller values of R_L will contribute to better accuracy.

When the admittance term ($Y_d + Y_f$) of the gain equation is expanded, there is an output rolloff corner frequency, f_{out} , of:

$$f_{out} = \frac{1}{2\pi(C_f + C_{out}) R_d \parallel R_f}$$

where, again, $R_d \parallel R_f$ is R_d in parallel in R_f .

It is important to note that the significance of this rolloff corner will depend on the degree of feedback used and the magnitude of R_g or R_s . In the true open-loop condition, where $R_s = 0$ ohms, R_f is large, and R_g is a line or generator source of 50 or 75 ohms, the f_{out} corner frequency is the primary bandwidth-limiting factor. Where capacitance C_{out} is equal to $(C_f + C_o)$, as in the case of cascaded HCU04 stages:

$$C_f + C_{out} = C_f + C_i + C_o = (1.8 + 6.0 + 4.5) \text{ pF} = 12.3 \text{ pF}$$

$$R_d \parallel R_f \sim R_d \sim 800 \text{ ohms}$$

and

$$f_{out} = 16.17 \text{ MHz}$$

INPUT IMPEDANCE:

The input impedance of the HCU04 may be determined by using an input driving point solution with a J_{in} current generator at the input node. The input impedance is:

$$Z_{in'} = \frac{V_{in'}}{J_{in}}$$

where:

$$V_{in'} = \frac{\begin{vmatrix} J_{in} & (Y_f) \\ 0 & (Y_d + Y_f) \end{vmatrix}}{\Delta} = \frac{J_{in} (Y_d + Y_f)}{\Delta}$$

Therefore:

$$Z_{in'} = \frac{(Y_d + Y_f)}{\Delta}$$

Expanding the determinant and reordering the above equation yields:

$$Z_{in'} = \frac{1}{Y_i + Y_f(1-A)} = \frac{1}{Y_{in'}}$$

The $Z_{in'}$ equation is a statement of all input impedances in parallel at the input. It is important to note that the $Y_f(1-A)$ is the classic Miller-effect feedback factor. Since $Y_f(1-A)$ can be expanded to $[(1-A)/R_f] + j\omega C_f(1-A)$, the effective R_{in} becomes:

$$R_{in} = (1-A)/R_f$$

and the effective C_{in} becomes:

$$C_{in} = [(1-A)C_f + C_i]$$

When the signal-source input has a high impedance (R_g or R_s), the input network configuration is equivalent to that shown in Fig. 12. The R_L network has an input corner-rolloff frequency response, f_{in} , of:

$$f_{in} = \frac{1}{2\pi(R_{in} \parallel R_s) C_{in}}$$

where $R_{in} \parallel R_s$ is R_{in} in parallel with R_s .

The complete input-impedance equation for the network of Fig. 12 is:

$$Z_{in} = R_s + Z_{in'}$$




Fig. 12 - Miller-feedback equivalent input circuit of the HCU04.

OUTPUT IMPEDANCE

The output impedance of the HCU04 may be calculated by using a current generator to drive the output terminal. The resulting calculation should include the correct input network termination.

In the open-loop condition, when R_s or R_g is much less than R_f , the output impedance is simply R_d in parallel with R_f . However, with R_s terminated through R_g at the input, the output impedance may be calculated for the general

feedback condition. The second-order determinant was used for the input-impedance calculation and simply adding R_s at the input after finding Z_{in} . The output impedance can be calculated similarly, using the second order determinant, by including the Y_s admittance term (or $Y_s + Y_g$) in the y11 term of the matrix determinant; i.e.:

$$\Delta = \begin{vmatrix} (Y_s + Y_i + Y_f) & (-Y_f) \\ (g_m - Y_f) & (Y_f + Y_d) \end{vmatrix}$$

When the output node is driven by a current (J_o):

$$V_{out} = J_o(y_{11}/\Delta)$$

and

$$Z_{out} = \frac{Y_s + Y_i + Y_f}{(Y_d + Y_f)[Y_s + Y_i + Y_f(1 - A)]}$$

This equation may be reduced to a simple form for low frequencies:

$$Z_{out} = \frac{R_d \parallel R_f}{1 - A(R_s/(R_s + R_f))}$$

where $R_d \parallel R_f$ is R_d in parallel with R_f .

FEEDBACK EQUATIONS AND GAIN-BANDWIDTH-CIRCUIT MEASUREMENTS

The preceding equations will be very useful in applying the HCU04, particularly in low-frequency applications. However, it is important that the user does not over-simplify solutions and drop terms before evaluating their significance. The general purpose of this Note is to provide fully useful equations and to impress on the user that the standard op-amp equations, for the most part, do not apply well to the HCU04 amplifier.

Because some degree of feedback is desired for good linearity, the need to consider performance with feedback is necessary. An essential consideration is the wideband amplifier performance. The gain-bandwidth response and phase considerations are important, and are treated, with examples, in the following section.

The use of the equations developed above and the gain-bandwidth (GBW) capability of the HCU04 are demonstrated with the aid of Fig. 13. Shown is a single amplifier of the HCU04 in which bypassed 75-ohm resistors are used as protection from power-supply over-voltage. The small-signal equivalent circuit is similar in characteristics to the last example in Table I, except for the power-supply resistors. The g_m and R_d values for that example were determined to be 0.02 mhos and 800 ohms, respectively, and are the values used in the following evaluation.

As noted above, the low-frequency gain may be approximated from the op-amp feedback equation:

$$A_{fb} = \frac{A_{oi}}{1 + (R_s/R_f)(1 - A_{oi})}$$

where:

$$A_{oi} \sim -g_m R_d = -16$$

And for $R_s = R_f = 3000$ ohms, $A_{fb} = -0.88 = -1.11$ dB




Fig. 13 - Amplifier circuit for gain-bandwidth measurements.

This value is in good agreement with the measured gain-bandwidth (GBW) response curve shown in Fig. 14. In addition, as noted above, the high-frequency GBW response includes the input corner-rolloff frequency resulting from the Miller-effect RC input network of Fig. 12.




Fig. 14 - Gain-bandwidth measurement showing frequency rolloff response for the circuit of Fig. 13.

The full, high-frequency-gain equation, derived from the third-order determinant, will include both the input and output corner-rolloff frequencies. The matrix determinant is:

$$\Delta = \begin{vmatrix} (Y_s) & (-Y_s) & (0) \\ (-Y_s) & (Y_s + Y_i + Y_f) & (-Y_f) \\ (0) & (-Y_f + g_m) & (Y_f + Y_d) \end{vmatrix}$$

and the gain equation is:

$$A_{fb} = \frac{-Y_s (g_m - Y_f)}{(Y_f + Y_d) (Y_s + Y_i + Y_f(g_m + Y_d))}$$

While this equation may be awkward to use, all of its terms are needed to evaluate stray capacity (C_s) and other loading effects in the application. Normally, g_m is much greater than Y_f , so that $g_m - Y_f \sim g_m$.

The gain equation then reduces to the form:

$$A_{fb} = \frac{A_x}{1 + j\omega B_x - \omega^2 C_x} \quad (1)$$

Where A_x is the low-frequency gain, and the complex denominator is the complete factor for gain and phase response versus frequency. The A_x , B_x and C_x terms are defined as follows:

$$A_x = \frac{-g_m R_d}{(1 + R_d/R_f) + (R_s/R_f)(1 + g_m R_d)}$$

$$B_x = -(A_x/g_m R_d)[(C_o + C_f)R_d + [(C_i + C_o)R_s R_d/R_f] + (C_i + C_f)R_s + g_m C_f R_s R_d]$$

$$C_x = -(A_x/g_m R_d)[R_s R_d(C_f C_i + C_o C_i + C_o C_f)]$$

Using parameter values already defined from the circuits of Figs 6 and 13:

$$A_x = \frac{-0.02 \times 800}{(1 + 800/3000) + (3000/3000)(1 + 0.02 \times 800)} = -0.876$$

Before calculating the frequency dependent B_x and C_x terms, it is important to note the special conditions for phase shift. Equating the real term of the denominator of equation 1 to zero yields:

$$\omega^2 C_x = 1$$

The gain equation under this special condition is:

$$A_{fb} = \frac{A_x}{j\omega B_x}$$

The fact that there is only an imaginary (complex) term in the denominator is a statement of 90° phase lag, which is a defined measurement point on the phase curve of Fig. 15.




Fig. 15 - Phase measurement showing phase shift for the circuit of Fig. 13.

The capacitance output term for the 90° phase shift is:

$$C_o = \frac{-(g_m/\omega^2 A_x R_s) - C_f C_i}{(C_f + C_i)}$$

Substituting values for the 24.2 MHz point noted on Fig. 15, a phase shift of 90° yields:

$$C_o = 40.5 \text{ pF}$$

The capacitance output term C_o includes all stray capacitance plus the HCU04 equivalent output capacitance of 4.5 pF. The stray and fixturing capacitance, C_s , is:

$$C_s = (40.5 - 4.5) = 36 \text{ pF}$$

To evaluate A_{fb} for this condition, the B_x and C_x values are calculated as follows (using $g_m R_d = (0.02)(800) = 16$, and noting that C in pF times R in kilohms carries a 10⁻⁹ multiplier):

$$\begin{aligned} B_x &= -(A_x/g_m R_d)[(C_o + C_f)R_d + (C_i + C_o)(R_s/R_f)R_d + (C_i + C_f)R_s + g_m R_d C_f R_s] \\ &= -(-0.876/16)[40.5 + 1.8](0.8) + (6.0 + 40.5)(3/3)(0.8) + (6.0 + 1.8)(3) + 16(1.8)3] \times 10^{-9} \\ &= 9.9 \times 10^{-9} \end{aligned}$$

$$\begin{aligned} C_x &= -(A_x/g_m R_d)[(R_s R_d)][(C_f C_i + C_o C_i + C_o C_f)] \\ &= -(-0.876/16)[(3)(0.8)][[(1.8)(6.0) + (40.5)(6.0) + (40.5)(1.8)] \times 10^{-18}] \\ &= 42.93 \times 10^{-18} \end{aligned}$$

Verifying that $\omega^2 C_x = 1$:

$$\omega^2 C_x = (2\pi f)^2 C_x = (2\pi)^2 (24.2 \times 10^6)^2 (42.93 \times 10^{-18}) \sim 1$$

Then A_{fb} at 90° is:

$$\begin{aligned} A_{fb} &= A_x/j\omega B_x = (-0.876)/j(2\pi)(24.2 \times 10^6)(9.9 \times 10^{-9}) \\ &= (-0.876/j1.5) = -0.584 \angle -90^\circ \end{aligned}$$



The magnitude of the gain in dB at 90° phase lag is:

$$A_{fb} = 20 \log |0.584| = -4.67 \text{ dB}$$

The actual measured results from the curve of Fig. 14 shows -4.3dB, which verifies, with practical agreement, the actual and calculated results. Using the complex A_{fb} equation to verify the gain at 10 MHz, the results of the gain calculation are -1.47 dB at -40.17° of phase lag.

The slight peaking noted at 10 MHz is not unusual in wideband circuits with feedback. In the range of 10 MHz and beyond, peaking or ripple effects are commonly present in the GBW response because of lead inductance and stray capacitance both in the signal links and in the filtering components. Care must be exercised in circuit layout and in component specification, as an excess of peaking will cause undesired overshoots and ringing on pulse edges.

Additional gain-bandwidth curves are shown in Fig. 16. Note that the high frequency rolloff is a function of load and feedback, but is typically 6-dB per octave. The bandwidth can be extended at a sacrifice of gain. Bandwidth extending may be done with loading or peaking. Both RC and RLC can be used to peak the input signal.



CURVE	RS	RF	RL
1	0	1M	∞
2	0	1M	1K
3	1K	1M	1K
4	1K	7.5K	1K
5	250	1.5K	75

92CS-39917


Fig. 16 - Linear-amplifier gain/bandwidth curves.

GENERAL APPLICATIONS OF THE 74HCU04

The low output impedance and video-bandwidth capability of the HCU04 suggest a wide variety of applications in linear signal amplifiers. Line-driver capability may be achieved by paralleling output amplifiers and applying feedback to assure low output impedance. The HCU04 may be used for both linear and digital data transfer. Real-time feedback conditions may be modified by using transmission-gate switching with such devices as the QMOS CD74HC4016 or CD74HC4052.

Video Switch

An example of a video-switching video-amplifier is shown in Fig. 17. The CD74HC4052 is a QMOS dual 4-input analog multiplex switch that is used to direct one of four inputs to the HCU04 video amplifier. An LED indicator shows which channel has been selected. One amplifier of the HCU04 is used as a buffer amplifier that drives four other amplifiers in parallel. These four amplifiers, in turn, drive a 75-ohm cable and load.



- DUAL 4 TO 1 SWITCH WITH VIDEO AT ONE OUTPUT & LED INDICATOR AT PAIRED OUTPUT
- CD74HC4052 TRANSMISSION GATE SWITCH
- CD74HC4052 UNBUFFERED HEX INVERTER
- ONE BUFFER AMP. WITH 2X GAIN
- 4 PARALLELED AMP. TO DRIVE 75 Ω LINE

TYPICAL DATA

- B.W. (-3 dB) 50 MHz
- FEEDTHROUGH -57 dB
- CROSSTALK -65 dB
- NOISE -66 dB
- DIFF. GAIN 2% @ 0.8 Vpp
- DIFF. PHASE 0.75 @ 0.8 Vpp
- I_{DD} 20 mA
- GAIN 2X

92CM-40005

Fig. 17 - Video-switch circuit employing QMOS CD74HC4052 and HCU04.

Bandwidth peaking is accomplished in the first video amplifier by the trimmer capacitor. One amplifier remains open for use as a parallel-signal amplifier, e.g., for audio signals. However, any unused amplifier should have the input returned to V^+ (V_{CC}) or V^- (GND) to eliminate current drain. The peaking circuits provide for an exceptional 50-MHz gain-bandwidth capability at 2X gain. Other typical data is shown in the table accompanying the figure.

Audio/Tone Amplifier

The circuit of Fig. 18 is an audio or tone driver for high-efficiency, 32-ohm speakers or a headset. Although the power output is limited by the 5-volt supply, the use of the HCU04 as a tone amplifier or beeper is practical with this type of circuit.




Fig. 18 - Audio/tone amplifier.

Other Linear Applications

The circuits of Fig. 19(a) through 19(h) are general applications of the HCU04 in both the linear and switching modes. With 25 mA of drive capability, the HCU04 amplifier can directly drive LED indicators or provide high-current base drive for a transistor lamp, solenoid, or relay driver, as shown in Figs. 19a and 19b.

Fig. 19(c) shows a possible use of the HCU04 with photocells or thermistors in a sensor amplifier application for light or heat control.

The circuit of Fig. 19(d) shows an HCU04 driving a TTL 2-input NAND gate. This circuit is employed where a TTL interface is needed.

Fig. 19(e), the simplest form of a low-pass filter, shows a capacitor-feedback arrangement in use with the HCU04 amplifier. Additional poles may be added with additional filter stages. In the example shown, the gain is unity and the 3-dB rolloff frequency is 5 kHz.

An emitter-follower may be coupled to the output and included in the feedback loop of the HCU04 amplifier, as shown in Fig. 19(f). The use of positive and negative power-supply voltages is optional. As another option, the output may be changed to a complementary-symmetry drive. With the emitter follower shown, the base-emitter offset of 0.7 volts reduces the linear dynamic range of the output drive signal.

The circuit of Fig. 19(g) is an adjustable current sink in which the current, I_o , in the output transistor, is approximately equal to $2.5/R$. Fig. 19(h) shows a more general circuit for adjusting both voltage and current.




Fig. 19 - (a) LED driver.

Note: For circuits (a) through (e), $+V_{CC} = 5V$, $-V_{CC} = \text{ground}$.




Fig. 19 - (b) Lamp, solenoid, or relay driver.




Fig. 19 - (c) Photocell or thermistor driver.




Fig. 19 - (d) TTL driver.




Fig. 19 - (e) Unity gain low-pass filter: 3-dB rolloff ~ 5 kHz.




Fig. 19 - (f) Low Z_{out} amplifier.




Fig. 19 - (g) Fixed-current-source driver.




Fig. 19 - (h) Adjustable low- Z_{out} dc source or adjustable current sink.

Oscillator Applications

The circuit of Fig. 20(a) is a 3.58 MHz clock generator that may be VCO controlled by replacing the 10 pF capacitor with a varactor.

Uniformity of balance in the HCU04 leads to better frequency-range control in applications where the frequency is crossover dependent. The circuit of Fig. 20(b) can be changed in polarity of pulse and ramp output by changing the polarity of the 1N914 diode. The result is a -2V to +2V adjustable VCO with positive ramp and pulse outputs in the low switch position. In the high position, negative ramp and pulses are generated with a 2.6 V to 7 V control voltage. In both switch positions, the frequency range is 15 kHz to 180 kHz.

The VCO circuits of Figs. 20(c) and 20(d) are simpler, higher-frequency-range circuits with oscillator capability up to 25 MHz. The circuit of Fig. 20(d) shows a method of compensating effects of power-supply frequency change by adding some of the VCO change into the VCO input. At a center frequency of 5 MHz, for $V_{in} = 0$ V, the power-supply change is effectively cancelled for changes of $\pm 10\%$ V_{cc} .





Fig. 20 - (a) 3.58-MHz clock or VCO circuit.

Note: For all Fig. 20 circuits, $+V_{cc} = 5$ V, $-V_{cc} =$ ground.



POSITIVE RAMP AND PULSE	LOW ADJ RANGE
	110 KHz AT 0 V
	V_{in} : -2 TO 2 V
	FREQ: 180 KHz TO 15 KHz
NEGATIVE RAMP AND PULSE	HIGH ADJ RANGE
	100 KHz AT 5 V
	V_{in} : 2.6 V TO 7 V
	FREQ: 15 KHz TO 180 KHz

Fig. 20 - (b) VCO pulse and ramp generator.




Fig. 20 - (c) High-frequency VCO pulse generator.




Fig. 20 - (d) V_{CC} -compensated VCO.

SUMMARY

The characterization and applications of the HCU04 shown illustrate how simple, high-speed CMOS device can be more widely used in both linear and digital circuits. Many applications require linear interface for buffer amplifiers, sensors, gain amplifiers, and multiple-line inverter circuits.

The power gain of the HCU04 is very high, although the voltage gain is typically less than 20. This feature makes the HCU04 an excellent driver for bipolar transistors driving lamps, relays, and solenoids.

REFERENCES

1. CD54/74HCU04, Hex Inverter Data Sheet; RCA Solid


State File No. 1655. The notation CD54/74HCU04 denotes two devices, the CD54HCU04F, the Hex Inverter in a ceramic package, and the CD74HCU04E, the Hex Inverter in a plastic package. Both devices are electrically identical. The notation HCU04 used in this Note refers to either device.

ACKNOWLEDGMENTS

Substantial portions of the gain-bandwidth technical characterization and related circuits in this Note were provided by J. Nadoiski; HCU04 device-parameter information was provided by B. Petryna and R. Funk.

Dimensional Outlines

Dual-In-Line Plastic Packages



Notes:

1. Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general information concerning registered and standard outlines, in Section 2.2.
2. Protrusions (flash) on the base plane surface shall not exceed 0.010 in. (0.25 mm).
3. The dimension shown is for full leads. "Half" leads are optional at lead positions $1, N, \frac{N}{2}, \frac{N}{2}+1$.
4. Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 in. (0.25 mm).
5. E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
6. Dimension E₁ does not include mold flash or protrusions.
7. Package body and leads shall be symmetrical around center line shown in end view.
8. Lead spacing e shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
9. This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within 0.010 in. (0.25 mm) diameter for dimension e_A.
10. e_B is the dimension to the outside of the leads and is measured at the lead tips before the device is installed. Negative lead spread is not permitted.
11. N is the maximum number of lead positions.
12. Dimension D₁ at the left end of the package must equal dimension D₁ at the right end of the package within 0.030 in. (0.76 mm).
13. Pointed or rounded lead tips are preferred to ease insertion.
14. For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.

**(E) Suffix (JEDEC MS-001-AC)
14-Lead Dual-In-Line Plastic Package**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	—	0.210	—	5.33	9
A ₁	0.015	—	0.39	—	9
A ₂	0.115	0.195	2.93	4.95	
B	0.014	0.022	0.356	0.558	
B ₁	0.045	0.070	1.15	1.77	3
C	0.008	0.015	0.204	0.381	
D	0.725	0.795	18.42	20.19	4
D ₁	0.005	—	0.13	—	12
E	0.300	0.325	7.62	8.25	5
E ₁	0.240	0.280	6.10	7.11	6, 7
e	0.100 BSC		2.54 BSC		8
e _A	0.300 BSC		7.62 BSC		9
e _B	—	0.430	—	10.92	10
L	0.115	0.160	2.93	4.06	9
N	14		14		11

92CS-39901

**(E) Suffix (JEDEC MS-001-AA)
16-Lead Dual-In-Line Plastic Package**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	—	0.210	—	5.33	9
A ₁	0.015	—	0.39	—	9
A ₂	0.115	0.195	2.93	4.95	
B	0.014	0.022	0.356	0.558	
B ₁	0.045	0.070	1.15	1.77	3
C	0.008	0.015	0.204	0.381	
D	0.745	0.840	18.93	21.33	4
D ₁	0.005	—	0.13	—	12
E	0.300	0.325	7.62	8.25	5
E ₁	0.240	0.280	6.10	7.11	6, 7
e	0.100 BSC		2.54 BSC		8
e _A	0.300 BSC		7.62 BSC		9
e _B	—	0.430	—	10.92	10
L	0.115	0.160	2.93	4.06	9
N	16		16		11


92CS-39900

**(E) Suffix (JEDEC MS-001-AE)
20-Lead Dual-In-Line Plastic Package**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	—	0.210	—	5.33	9
A ₁	0.015	—	0.39	—	9
A ₂	0.115	0.195	2.93	4.95	
B	0.014	0.022	0.356	0.558	
B ₁	0.045	0.070	1.15	1.77	3
C	0.008	0.015	0.204	0.381	
D	0.925	1.060	23.5	26.9	4
D ₁	0.005	—	0.13	—	12
E	0.300	0.325	7.62	8.25	5
E ₁	0.240	0.280	6.10	7.11	6, 7
e	0.100 BSC		2.54 BSC		8
e _A	0.300 BSC		7.62 BSC		9
e _B	—	0.430	—	10.92	10
L	0.115	0.160	2.93	4.06	9
N	20		20		11

92CS-39997

Dual-In-Line Plastic Packages



Notes:

1. Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general information concerning registered and standard outlines, in Section 2.2.
2. Protrusions (flash) on the base plane surface shall not exceed 0.010 in. (0.25 mm).
3. The dimension shown is for full leads. "Half" leads are optional at lead positions $1, N, \frac{N}{2}, \frac{N}{2}+1$.
4. Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 in. (0.25 mm).
5. E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
6. Dimension E₁ does not include mold flash or protrusions.
7. Package body and leads shall be symmetrical around center line shown in end view.
8. Lead spacing e shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
9. This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within 0.010 in. (0.25 mm) diameter for dimension e_A.
10. e_B is the dimension to the outside of the leads and is measured at the lead tips before the device is installed. Negative lead spread is not permitted.
11. N is the maximum number of lead positions.
12. Dimension D₁ at the left end of the package must equal dimension D₁ at the right end of the package within 0.030 in. (0.76 mm).
13. Pointed or rounded lead tips are preferred to ease insertion.
14. For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.

**(EN) Suffix (JEDEC MS-001-AF)
24-Lead Dual-In-Line Plastic Package**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	—	0.210	—	5.33	9
A ₁	0.015	—	0.39	—	9
A ₂	0.115	0.195	2.93	4.95	
B	0.014	0.022	0.356	0.558	
B ₁	0.045	0.070	1.15	1.77	3
C	0.008	0.015	0.204	0.381	
D	1.125	1.275	28.6	32.3	4
D ₁	0.005	—	0.13	—	12
E	0.300	0.325	7.62	8.25	5
E ₁	0.240	0.280	6.10	7.11	6, 7
e	0.100 BSC		2.54 BSC		8
e _A	0.300 BSC		7.62 BSC		9
e _B	—	0.430	—	10.92	10
L	0.115	0.160	2.93	4.06	9
N	24		24		11

92CS-39943

**(E) Suffix (JEDEC MS-011-AA)
24-Lead Dual-In-Line Plastic Package**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	—	0.250	—	6.35	9
A ₁	0.015	—	0.39	—	9
A ₂	0.125	0.195	3.18	4.95	
B	0.014	0.022	0.356	0.558	
B ₁	0.030	0.070	0.77	1.77	3
C	0.008	0.015	0.204	0.381	
D	1.150	1.290	29.3	32.7	4
D ₁	0.005	—	0.13	—	12
E	0.600	0.625	15.24	15.87	5
E ₁	0.485	0.580	12.32	14.73	6, 7
e	0.100 BSC		2.54 BSC		8
e _A	0.600 BSC		15.24 BSC		9
e _B	—	0.700	—	17.78	10
L	0.115	0.200	2.93	5.08	9
N	24		24		11


92CS-40000

**(E) Suffix (JEDEC MS-011-AB)
28-Lead Dual-In-Line Plastic Package**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	—	0.250	—	6.35	9
A ₁	0.015	—	0.39	—	9
A ₂	0.125	0.195	3.18	4.95	
B	0.014	0.022	0.356	0.558	
B ₁	0.030	0.070	0.77	1.77	3
C	0.008	0.015	0.204	0.381	
D	1.380	1.565	35.1	39.7	4
D ₁	0.005	—	0.13	—	12
E	0.600	0.625	15.24	15.87	5
E ₁	0.485	0.580	12.32	14.73	6, 7
e	0.100 BSC		2.54 BSC		8
e _A	0.600 BSC		15.24 BSC		9
e _B	—	0.700	—	17.78	10
L	0.115	0.200	2.93	5.08	9
N	28		28		11

92CS-40001

Dual-In-Line Frit-Seal Ceramic (CERDIP) Packages



NOTES:

Refer to JEDEC Publication No. 95 for Rules for Dimensioning Axial Lead Product Outlines.

1. When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013 in. (0.33 mm).
2. Leads within 0.005 in. (0.127 mm) radius of True Position (TP) at gauge plane with maximum material condition.
3. e_A applies in zone L₂ when unit is installed.
4. Applies to spread leads prior to installation.
5. N is the maximum quantity of lead positions.
6. N₁ is the quantity of allowable missing leads.

**(F) Suffix (JEDEC MO-001-AB)
14-Lead Dual-In-Line Frit-Seal Ceramic Package**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.155	0.200	3.94	5.08	
A ₁	0.020	0.050	0.51	1.27	
B	0.014	0.020	0.356	0.508	
B ₁	0.050	0.065	1.27	1.65	
C	0.008	0.012	0.204	0.304	1
D	0.745	0.770	18.93	19.55	
E	0.300	0.325	7.62	8.25	
E ₁	0.240	0.260	6.10	6.60	
e ₁	0.100 TP		2.54 TP		2
e _A	0.300 TP		7.62 TP		2, 3
L	0.125	0.150	3.18	3.81	
L ₂	0.000	0.030	0.00	0.76	
a	0°	15°	0°	15°	4
N	14		14		5
N ₁	0		0		6
Q ₁	0.040	0.075	1.02	1.90	
S	0.065	0.090	1.66	2.28	

92SS-4296R3

**(F) Suffix (JEDEC MO-001-AC)
16-Lead Dual-In-Line Frit-Seal Ceramic Package**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.155	0.200	3.94	5.08	
A ₁	0.020	0.050	0.51	1.27	
B	0.014	0.020	0.356	0.508	
B ₁	0.035	0.065	0.89	1.65	
C	0.008	0.012	0.204	0.304	1
D	0.745	0.785	18.93	19.93	
E	0.300	0.325	7.62	8.25	
E ₁	0.240	0.260	6.10	6.60	
e ₁	0.100 TP		2.54 TP		2
e _A	0.300 TP		7.62 TP		2, 3
L	0.125	0.150	3.18	3.81	
L ₂	0.000	0.030	0.00	0.76	
a	0°	15°	0°	15°	4
N	16		16		5
N ₁	0		0		6
Q ₁	0.040	0.075	1.02	1.90	
S	0.015	0.060	0.39	1.52	

92CM-15967R4

**(F) Suffix
20-Lead Dual-In-Line Frit-Seal Ceramic Package**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.120	0.250	3.10	6.30	
A ₁	0.020	0.070	0.51	1.77	
B	0.016	0.020	0.407	0.508	
B ₁	0.028	0.070	0.72	1.77	
C	0.008	0.012	0.204	0.304	1
D	0.942	0.990	23.93	25.15	
E	0.300	0.325	7.62	8.25	
E ₁	0.240	0.280	6.10	7.11	
e ₁	0.100 TP		2.54 TP		2
e _A	0.300 TP		7.62 TP		2, 3
L	0.100	0.200	2.54	5.00	
L ₂	0.000	0.030	0.00	0.76	
α	0°	15°	0°	15°	4
N	20		20		5
N ₁	0		0		6
Q ₁	0.040	0.075	1.02	1.90	
S	0.040	0.100	1.02	2.54	


92CM-35137R1

**(F) Suffix (JEDEC MO-015-AA)
24-Lead Dual-In-Line Frit-Seal Ceramic Package**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.120	0.250	3.10	6.30	
A ₁	0.020	0.070	0.51	1.77	
B	0.016	0.020	0.407	0.508	
B ₁	0.028	0.070	0.72	1.77	
C	0.008	0.012	0.204	0.304	1
D	1.200	1.290	30.48	32.76	
E	0.600	0.625	15.24	15.87	
E ₁	0.515	0.580	13.09	14.73	
e ₁	0.100 TP		2.54 TP		2
e _A	0.600 TP		15.24 TP		2, 3
L	0.100	0.200	2.54	5.00	
L ₂	0.000	0.030	0.00	0.76	
α	0°	15°	0°	15°	4
N	24		24		5
N ₁	0		0		6
Q ₁	0.040	0.075	1.02	1.90	
S	0.040	0.100	1.02	2.54	

92CS-26938R3

Dual-In-Line Surface Mount Plastic Packages



NOTES:

1. Refer to applicable symbol list.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. "T" is a reference datum.
4. "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .15mm (.006 in.).
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the cross hatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Controlling dimensions: MILLIMETERS.

(M) Suffix (JEDEC MS-012-AB)
14-Lead Dual-In-Line Surface-Mount Plastic Package

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.0532	0.0688	1.35	1.75	
A ₁	0.0040	0.0098	0.10	0.25	
B	0.0138	0.0192	0.35	0.49	
C	0.0075	0.0098	0.19	0.25	
D	0.3367	0.3444	8.55	8.75	4
E	0.1497	0.1574	3.80	4.00	4
e	0.050 BSC		1.27 BSC		
H	0.2284	0.2440	5.80	6.20	
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	14		14		7
α	0°	8°	0°	8°	

Notes: 1, 2, 3, 8, 9

92CS-38924R1

(M) Suffix (JEDEC-MS-012-AC)
16-Lead Dual-In-Line Surface-Mount Plastic Package

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.0532	0.0688	1.35	1.75	
A ₁	0.0040	0.0098	0.10	0.25	
B	0.0138	0.0192	0.35	0.49	
C	0.0075	0.0098	0.19	0.25	
D	0.3859	0.3937	9.80	10.00	4
E	0.1497	0.1574	3.80	4.00	4
e	0.050 BSC		1.27 BSC		
H	0.2284	0.2440	5.80	6.20	
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	16		16		7
α	0°	8°	0°	8°	

Notes: 1, 2, 3, 8, 9

92CS-38925R1

(M) Suffix (JEDEC-MS-013-AC)
20-Lead Dual-In-Line Surface-Mount Plastic Package

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.0926	0.1043	2.35	2.65	
A ₁	0.0040	0.0118	0.10	0.30	
B	0.0138	0.0192	0.35	0.49	
C	0.0091	0.0125	0.23	0.32	
D	0.4961	0.5118	12.60	13.00	4
E	0.2914	0.2992	7.40	7.60	4
e	0.050 BSC		1.27 BSC		
H	0.394	0.419	10.00	10.65	
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	20		20		7
α	0°	8°	0°	8°	

Notes: 1, 2, 3, 8, 9

92CS-38926R1

(M) Suffix (JEDEC MS-013-AD)
24-Lead Dual-In-Line Surface-Mount Plastic Package

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	
A	0.0926	0.1043	2.35	2.65	
A ₁	0.0040	0.0118	0.10	0.30	
B	0.0138	0.0192	0.35	0.49	
C	0.0091	0.0125	0.23	0.32	
D	0.5985	0.6141	15.20	15.60	4
E	0.2914	0.2992	7.40	7.60	4
e	0.050 BSC		1.27 BSC		
H	0.394	0.419	10.00	10.65	
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	24		24		7
α	0°	8°	0°	8°	

Notes: 1, 2, 3, 8, 9

92CS-39037R1

[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]


[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]

[Faint, illegible text]


**New Datasheets and
Application Note (Product
Preview Types in SSD-290C)**



CD54/74HC137, CD54/74HCT137 CD54/74HC237, CD54/74HCT237

File Number 1886

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

The RCA-CD54/74HC137, 237 and CD54/74HCT137, 237 are high speed silicon gate CMOS decoders, and are well suited to memory address decoding or data routing applications. Both devices feature low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL logic.

Both circuits have three binary select inputs (A0, A1, and A2) that can be latched by an active High Latch Enable (LE) signal to isolate the outputs from select-input changes. A "Low" LE makes the output transparent to the input and the circuit functions as a one-of-eight decoder. Two Output Enable inputs (\overline{OE}_1 and OE_0) are provided to simplify cascading and to facilitate demultiplexing. The demultiplexing function is accomplished by using the A0, A1, A2 inputs to select the desired output and using one of the Output Enable inputs as the data input while holding the other Output Enable input in its active state. In the HC/HCT137 the selected output is a "Low"; in the HC/HCT237 the selected output is a "High".

The CD54HC137, 237 and CD54/74HCT137, 237 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC137, 237 and CD74HCT137, 237 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line small-outline plastic packages (M suffix). Both types are also available in chip form (H suffix).

3-to-8 Line Decoder/Demultiplexer With Address Latches


HC/HCT137 - Inverting
HC/HCT237 - Non-Inverting

Type Features:

- Select one of eight data outputs (active LOW for 137, active HIGH for 237)
- I/O port or memory selector
- 2 Enable inputs to simplify cascading
- Typical propagation delay of 13 ns @ $V_{CC} = 5\text{ V}$, 15 pF, $T_A = +25^\circ\text{C}$ (HC237)

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature/Range:
CD74HC/HCT: -40 to $+85^\circ\text{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} @ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1\ \mu\text{A}$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT FOR HC/HCT137
FOR HC/HCT237 ALL \overline{Y} 's ARE Y 's

CD54/74HC137, CD54/74HCT137 CD54/74HC237, CD54/74HCT237




Fig. 1 - Logic diagram for HC/HCT137.

TRUTH TABLE CD54/74HC137, CD54/74HCT137

INPUTS						OUTPUTS							
LE	OE ₀	OE ₁	A ₂	A ₁	A ₀	\overline{Y}_0	\overline{Y}_1	\overline{Y}_2	\overline{Y}_3	\overline{Y}_4	\overline{Y}_5	\overline{Y}_6	\overline{Y}_7
X	X	H	X	X	X	H	H	H	H	H	H	H	H
X	L	X	X	X	X	H	H	H	H	H	H	H	H
L	H	L	L	L	L	L	H	H	H	H	H	H	H
L	H	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	H	L	H	H	L	H	H	H	H	H
L	H	L	L	H	H	H	H	H	L	H	H	H	H
L	H	L	H	L	H	H	H	H	H	L	H	H	H
L	H	L	H	H	L	H	H	H	H	H	L	H	H
L	H	L	H	H	H	H	H	H	H	H	H	L	H
H	H	L	X	X	X	*							

* Depends upon the address previously applied while LE was at a logic low.

H = High Level, L = Low Level, X = Don't Care.

CD54/74HC137, CD54/74HCT137 CD54/74HC237, CD54/74HCT237




Fig. 2 - Logic diagram for HC/HCT237.

TRUTH TABLE CD54/74HC237, CD54/74HCT237

INPUTS						OUTPUTS							
LE	OE ₀	OE ₁	A ₂	A ₁	A ₀	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
X	X	H	X	X	X	L	L	L	L	L	L	L	L
X	L	X	X	X	X	L	L	L	L	L	L	L	L
L	H	L	L	L	L	H	L	L	L	L	L	L	L
L	H	L	L	L	H	L	H	L	L	L	L	L	L
L	H	L	L	H	L	L	L	H	L	L	L	L	L
L	H	L	L	H	H	L	L	L	H	L	L	L	L
L	H	L	H	L	L	L	L	L	L	L	H	L	L
L	H	L	H	L	H	L	L	L	L	L	L	H	L
L	H	L	H	H	L	L	L	L	L	L	L	L	H
L	H	L	H	H	H	L	L	L	L	L	L	L	H
H	H	L	X	X	X	*							

* Depends upon the address previously applied while LE was at a logic low.

H = High Level, L = Low Level, X = Don't Care.

CD54/74HC137, CD54/74HCT137 CD54/74HC237, CD54/74HCT237

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < $V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) V_{CC} : *			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, V_{in} , V_{out}	0	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times, t_r , t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

* Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC137, CD54/74HCT137 CD54/74HC237, CD54/74HCT237

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC137/237, CD54HC137/237										CD74HCT137/237, CD54HCT137/237										UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES				54HCT TYPES		
	V _i V	I _o mA	V _{cc} V	+25°C			-40/ +85°C			-55/ +125°C			V _i V	V _{cc} V	+25°C			-40/ +85°C				-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max		Min	Max	
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5	to	2	—	—	2	—	2	—	—	V
				4.5	3.15	—	—	3.15	—	3.15	—	—	—	5.5										
				6	4.2	—	—	4.2	—	4.2	—	—	—											
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5	to	—	—	0.8	—	0.8	—	0.8	—	V
				4.5	—	—	1.35	—	1.35	—	1.35	—	—	5.5										
				6	—	—	1.8	—	1.8	—	1.8	—	—											
High-Level Output Voltage	V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
CMOS Loads				4.5	4.4	—	—	4.4	—	4.4	—	—												
				6	5.9	—	—	5.9	—	5.9	—	—												
TTL Loads	V _{IL} or V _{IH}			-4	4.5	3.98	—	—	3.84	—	3.7	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	V
				-5.2	6	5.48	—	—	5.34	—	5.2	—												
Low-Level Output Voltage	V _{OL}	V _{IL} or V _{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
CMOS Loads				4.5	—	—	0.1	—	0.1	—	0.1	—												
				6	—	—	0.1	—	0.1	—	0.1	—												
TTL Loads	V _{IL} or V _{IH}			4	4.5	—	—	0.26	—	0.33	—	0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V
				5.2	6	—	—	0.26	—	0.33	—	0.4												
Input Leakage Current	I _i	V _{cc} or Gnd		6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current	I _{cc}	V _{cc} or Gnd	0	6	—	—	8	—	80	—	160	—	V _{cc} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{cc} *												V _{cc} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
All	1.5

* Unit Load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC137, CD54/74HCT137 CD54/74HC237, CD54/74HCT237

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, $C_L = 15\text{ pF}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC		TYPICAL VALUES				UNITS
		137		237		
		HC	HCT	HC	HCT	
Propagation Delay, Address to Output Y ($C_L = 15\text{ pF}$) (Fig. 3)	t_{PLH} t_{PHL}	15	16	13	16	ns
Power Dissipation Capacitance *	* C_{PD}	19	19	23	23	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$PD = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	V_{CC}	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
CD54/74HC137, CD54/74HCT137														
A_n to LE	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
Setup	4.5	10	—	10	—	13	—	13	—	15	—	15	—	
Time t_{SU}	6	9	—	—	—	11	—	—	—	13	—	—	—	
A_n to LE	2	30	—	—	—	40	—	—	—	45	—	—	—	ns
Hold	4.5	6	—	7	—	8	—	9	—	9	—	11	—	
Time t_H	6	5	—	—	—	7	—	—	—	8	—	—	—	
LE Pulse	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
Width	4.5	10	—	10	—	13	—	13	—	15	—	15	—	
t_W	6	9	—	—	—	11	—	—	—	13	—	—	—	
CD54/74HC237, CD54/74HCT237														
A_n to LE	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
Setup	4.5	10	—	10	—	13	—	13	—	15	—	15	—	
Time t_{SU}	6	9	—	—	—	11	—	—	—	13	—	—	—	
A_n to LE	2	30	—	—	—	40	—	—	—	45	—	—	—	ns
Hold	4.5	6	—	5	—	8	—	5	—	9	—	5	—	
Time t_H	6	5	—	—	—	7	—	—	—	8	—	—	—	
LE Pulse	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
Width	4.5	10	—	10	—	13	—	13	—	15	—	15	—	
t_W	6	9	—	—	—	11	—	—	—	13	—	—	—	

CD54/74HC137, CD54/74HCT137

CD54/74HC237, CD54/74HCT237

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r = t_f = 6$ ns)

CHARACTERISTIC	V_{CC}	LIMITS												UNITS
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC		54HCT		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Propagation Delay t_{PLH}, t_{PHL}														
CD54/74HC137, CD54/74HCT137	2	—	180	—	—	—	225	—	—	—	270	—	—	ns
		4.5	36	—	38	—	45	—	48	—	54	—	57	
		6	31	—	—	—	38	—	—	—	46	—	—	
OE ₀ to any \bar{Y}	2	—	145	—	—	—	180	—	—	—	220	—	—	ns
		4.5	29	—	35	—	36	—	44	—	44	—	53	
		6	25	—	—	—	31	—	—	—	38	—	—	
\overline{OE}_1 to any \bar{Y}	2	—	145	—	—	—	180	—	—	—	220	—	—	ns
		4.5	29	—	37	—	36	—	46	—	44	—	56	
		6	25	—	—	—	31	—	—	—	38	—	—	
LE to any \bar{Y}	2	—	190	—	—	—	240	—	—	—	285	—	—	ns
		4.5	38	—	44	—	48	—	55	—	57	—	66	
		6	32	—	—	—	41	—	—	—	48	—	—	
Propagation Delay t_{PLH}, t_{PHL}														
CD54/74HC237, CD54/74HCT237	2	—	160	—	—	—	200	—	—	—	240	—	—	ns
		4.5	32	—	38	—	40	—	48	—	48	—	57	
		6	27	—	—	—	34	—	—	—	41	—	—	
OE ₀ to any Y	2	—	145	—	—	—	180	—	—	—	220	—	—	ns
		4.5	29	—	33	—	36	—	41	—	44	—	50	
		6	25	—	—	—	31	—	—	—	38	—	—	
\overline{OE}_1 to any Y	2	—	145	—	—	—	180	—	—	—	220	—	—	ns
		4.5	29	—	35	—	36	—	44	—	44	—	53	
		6	25	—	—	—	31	—	—	—	38	—	—	
LE to any Y	2	—	190	—	—	—	240	—	—	—	285	—	—	ns
		4.5	38	—	42	—	48	—	53	—	57	—	63	
		6	32	—	—	—	41	—	—	—	48	—	—	
Output Transition Times t_{THL}, t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
		4.5	15	—	15	—	19	—	19	—	22	—	22	
		6	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC137, CD54/74HCT137 CD54/74HC237, CD54/74HCT237




Fig. 3 - Transition times and propagation delay times.

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V




Fig. 4 - Transition times and propagation delay times.





Fig. 5 - Latch enable setup and hold times.

CD54/74HC597 CD54/74HCT597

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

8-Bit Shift Register with Input Storage

Type Features:


- Buffered Inputs
- Asynchronous Parallel Load
- Typical $f_{MAX} = 60 \text{ MHz}$ @ $V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ \text{ C}$

The RCA-CD54/74HC597 and CD54/74HCT597 are high-speed si-gate CMOS devices that are pin-compatible with the LSTTL 597 devices. Each device consists of an 8-flip-flop input register and an 8-bit parallel-in/serial-in, serial-out shift register. Each register is controlled by its own clock. A "low" on the parallel load input (PL) shifts parallel stored data asynchronously into the shift register. A "low" master input (MR) clears the shift register. Serial input data can also be synchronously shifted through the shift register when PL is high.

The CD54HC/HCT597 devices are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT597 devices are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+125^\circ \text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_1 \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}
- Alternate Source is Philips/Signetics



TERMINAL ASSIGNMENT

CD54/74HC597 CD54/74HCT597




Fig. 1 — Logic diagram for the CD54/74HC597 and CD54/74HCT597.

CD54/74HC597 CD54/74HCT597

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS			74HC/54HC			74HC		54HC -55/ +125°C		TEST CONDITIONS		74HCT/54HCT			74HCT		54HCT -55/ +125°C		UNITS	
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		74HC -40/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		74HCT -40/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5 to 5.5	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—											
			6	4.2	—	—	4.2	—	4.2	—											
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5 to 5.5	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35											—
			6	—	—	1.8	—	1.8	—	1.8											—
High-Level Output Voltage V _{OH}	V _{IL} or CMOS Loads	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V	
			4.5	4.4	—	—	4.4	—	4.4	—											
	TTL Loads	V _{IH} or V _{IH}	— -4 -5.2	4.5 6	3.98 5.48	— —	— —	3.84 5.34	— —	3.7 5.2	— —	V _{IH} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V
Low-Level Output Voltage V _{OL}	V _{IL} or CMOS Loads	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	V	
			4.5	—	—	0.1	—	0.1	—	0.1											—
	TTL Loads	V _{IL} or V _{IH}	— 4 5.2	4.5 6	— —	— 0.26	— —	— 0.33	— —	— 0.4	— 0.4	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V
Input Leakage Current I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1 to 5.5	4.5 to 5.5	—	100	360	—	450	—	490	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
D _s	0.2
D _n	0.3
$\overline{P}L, \overline{M}R$	1.5
ST _{CP} , SH _{CP}	1.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC597

CD54/74HCT597

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)	± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+100^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+125^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC}^*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+125	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	C_L (pF)	SYMBOL	TYPICAL		UNITS
			HC	HCT	
Propagation Delay:					
SH _{CP} to Q7	15	t_{PHL}	14	16	ns
\overline{PL} to Q7	15	t_{PLH}	17	20	
\overline{MR} to Q7	15		14	18	
ST _{CP} to Q7	15		20	23	
Power Dissipation Capacitance*	—	C_{PD}	13.5	18.5	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_o)$ where:

f_i = input frequency

f_o = output frequency

C_L = output load capacitance

V_{CC} = supply voltage

CD54/74HC597 CD54/74HCT597

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	SYMBOL	V _{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
SH _{CP} Frequency	f _{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz
		4.5	30	—	25	—	25	—	20	—	20	—	16	—	
		6	35	—	—	—	29	—	—	—	23	—	—	—	
SH _{CP} Pulse Width	t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	20	—	20	—	25	—	24	—	30	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
ST _{CP} Pulse Width	t _w	2	60	—	—	—	75	—	—	—	90	—	—	—	ns
		4.5	12	—	13	—	15	—	16	—	18	—	20	—	
		6	10	—	—	—	13	—	—	—	15	—	—	—	
MR Pulse Width	t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	18	—	20	—	23	—	24	—	27	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
PL Pulse Width	t _w	2	70	—	—	—	90	—	—	—	105	—	—	—	ns
		4.5	14	—	16	—	18	—	20	—	21	—	24	—	
		6	12	—	—	—	15	—	—	—	18	—	—	—	
ST _{CP} to SH _{CP} Setup Time	t _{su}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	24	—	25	—	30	—	30	—	36	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
D _S to SH _{CP} Setup Time	t _{su}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
D _n to ST _{CP} Setup Time	t _{su}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
ST _{CP} to SH _{CP} Hold Time	t _h	2	0	—	—	—	0	—	—	—	0	—	—	—	ns
		4.5	0	—	0	—	0	—	0	—	0	—	0	—	
		6	0	—	—	—	0	—	—	—	0	—	—	—	
D _S to SH _{CP} Hold Time	t _h	2	3	—	—	—	3	—	—	—	3	—	—	—	ns
		4.5	3	—	3	—	3	—	3	—	3	—	3	—	
		6	3	—	—	—	3	—	—	—	3	—	—	—	
D _n to ST _{CP} Hold Time	t _h	2	3	—	—	—	3	—	—	—	3	—	—	—	ns
		4.5	3	—	3	—	3	—	3	—	3	—	3	—	
		6	3	—	—	—	3	—	—	—	3	—	—	—	
MR to SH _{CP} Removal Time	t _{rem}	2	3	—	—	—	3	—	—	—	3	—	—	—	ns
		4.5	3	—	10	—	3	—	13	—	3	—	15	—	
		6	3	—	—	—	3	—	—	—	3	—	—	—	


CD54/74HC597

CD54/74HCT597

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	SYMBOL	V_{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay SH _{CP} to Q7	t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PHL}	4.5	—	35	—	38	—	44	—	48	—	53	—	57	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
\overline{PL} to Q7	t_{PLH}	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
	t_{PHL}	4.5	—	40	—	48	—	50	—	60	—	60	—	72	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
ST _{CP} to Q7	t_{PLH}	2	—	240	—	—	—	300	—	—	—	360	—	—	ns
	t_{PHL}	4.5	—	48	—	56	—	60	—	70	—	72	—	84	
		6	—	41	—	—	—	51	—	—	—	61	—	—	
\overline{MR} to Q7	t_{PHL}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
		4.5	—	35	—	44	—	44	—	55	—	53	—	66	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC597 CD54/74HCT597



TIMING DIAGRAM








FUNCTION TABLE

ST _{CP}	SH _{CP}	PL	MR	FUNCTION
	X	X	X	data loaded to input Flip-Flops
	X	L	H	data loaded from inputs to shift register
no clock edge	X	L	H	data transferred from input Flip-Flops to shift register
X	X	L	L	invalid logic, state of shift register indeterminate when signals removed
X	X	H	L	shift register cleared
X		H	H	shift register clocked Q _n = Q _{n-1} , Q ₀ = D _s

H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 = LOW-to-HIGH CP transition

CD54/74HC597 CD54/74HCT597


SWITCHING WAVEFORMS



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

CD54/74HC4016 CD54/74HCT4016

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Quad Bilateral Switch

Type Features:

- Wide analog-input-voltage range: 0-10 V
- Low "ON" resistance: 45 Ω typ. @ V_{CC}=4.5 V
35 Ω typ. @ V_{CC}=6 V
30 Ω typ. @ V_{CC}=9 V
- Fast switching and propagation delay times
- Low "OFF" leakage current
- Built-in "Break-before-make" switching
- Suitable for Sample and Hold applications

The RCA CD54/74HC/HCT4016 contains four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

Each switch has two input/output terminals (nY,nZ) and an active high enable input (nE). Current through the switch will not cause additional V_{CC} current provided the analog voltage is maintained between V_{CC} and Gnd.

The CD54HC4016 and CD54HCT4016 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4016 and CD74HCT4016 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Wide operating temperature range:
CD74HC/HCT: -40 to +125° C
- CD54HC/CD74HC types:
2 V to 10 V operation
High noise immunity:
N_{IL} = 30%, N_{IH} = 30% of V_{CC}; @ V_{CC} = 5 V
- CD54HCT/CD74HCT types:
Direct LSTTL input logic compatibility
V_{IL} = 0.8 V max., V_{IH} = 2 V min.
CMOS input compatibility
I_L ≤ 1 μA @ V_{OL}, V_{OH}
- Alternate Source is Philips/Signetics




Fig. 1 - Logic diagram.

TRUTH TABLE

INPUT nE	SWITCH
L	OFF
H	ON

H = High Level Voltage
L = Low Level Voltage

CD54/74HC4016 CD54/74HCT4016

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{CC}):

(Voltages referenced to ground)

HCT Types	-0.5 to +7 V
HC Types	-0.5 to +10.5 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_I < -0.5$ V OR $V_I > V_{CC} + 0.5$ V) ± 20 mA

DC SWITCH DIODE CURRENT, I_{OK} (FOR $V_O < -0.5$ V OR $V_O > V_{CC} + 0.5$ V) ± 20 mA

DC SWITCH CURRENT, I_O (FOR $V_I > -0.5$ V OR $V_I < V_{CC} + 0.5$ V) +25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+100^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW


OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+125^\circ\text{C}$

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$



92CS-39852
TERMINAL ASSIGNMENT

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	10	V
CD54/74HCT Types	4.5	5.5	V
DC Input Voltage, V_C , and Analog Switch Voltage, $V_{I/O}$	0	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	+125	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times, t_r, t_f (Control Inputs)			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	
at 9 V	0	250	

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC4016 CD54/74HCT4016

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS			74HC/54HC			74HC			54HC -55/ +125°C			TEST CONDITIONS			74HCT/54HCT			74HCT			54HCT -55/ +125°C			UNITS
	LOGIC V_I V	SWITCH V_{IS} V	V_{CC} V	+25°C			-40/ +85°C			74HC -40/ +125°C			LOGIC V_I V	SWITCH V_{IS} V	V_{CC} V	+25°C			-40/ +85°C			74HCT -40/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min	Max				Min	Max	Min	Max	Min	Max				
High-Level Input Voltage V_{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	—	—	4.5 to 5.5	2	—	—	2	—	2	—	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	—	—	—	—	—	—	—	—	—	—	—		
			6	4.2	—	—	4.2	—	4.2	—	—	—	—	—	—	—	—	—	—	—	—	—	—		
Low-Level Input Voltage V_{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	—	—	4.5 to 5.5	—	—	0.8	—	0.8	—	0.8	—	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	—	—	—	—	—	—	—	—	—	—	—		
			6	—	—	1.8	—	1.8	—	1.8	—	—	—	—	—	—	—	—	—	—	—	—	—		
"On" Resistance R_{on} $I_o = 1 \text{ mA}$	V_{IL} or V_{IH}	V_{CC} or Gnd	4.5	—	45	180	—	225	—	270	V_{IL} or V_{IH}	V_{CC} or Gnd	4.5	—	45	180	—	225	—	270	—	—	—	Ω	
			6	—	35	160	—	200	—	240			—	—	—	—	—	—	—	—	—	—			
			9	—	30	135	—	170	—	205			—	—	—	—	—	—	—	—	—	—			
		V_{IL} or V_{IH}	V_{CC} to Gnd	4.5	—	85	320	—	400	—	480	V_{IL} or V_{IH}	V_{CC} to Gnd	4.5	—	85	320	—	400	—	480	—	—		—
				6	—	55	240	—	300	—	360			—	—	—	—	—	—	—	—	—	—		
				9	—	35	170	—	215	—	255			—	—	—	—	—	—	—	—	—	—		
Maximum "On" Resistance between any two switches ΔR_{on}	V_{IL} or V_{IH}	V_{CC} to Gnd	4.5	—	10	—	—	—	—	—	V_{IL} or V_{IH}	V_{CC} to Gnd	4.5	—	10	—	—	—	—	—	—	—	—	Ω	
			6	—	8.5	—	—	—	—	—			—	—	—	—	—	—	—	—	—	—			
Switch Off Leakage Current I_{LZ}	En=Gnd	V_{CC} or Gnd	6	—	—	±0.1	—	±1	—	±1	En=Gnd	V_{CC} or Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA		
			10	—	—	±0.1	—	±1	—	±1				—	—	—	—	—	—	—	—	—			
Logic Input Leakage Current I_i	V_{CC} or Gnd	—	6	—	—	±0.1	—	±1	—	±1	**	—	5.5	—	—	±0.1	—	±1	—	±1	μA				
			—	—	—	—	—	—	—	—			—	—	—	—	—	—	—	—					
Quiescent Device Current I_{CC} $I_o = 0 \text{ mA}$	V_{CC} or Gnd	V_{CC} or Gnd	6	—	—	2	—	20	—	40	V_{CC} or Gnd	—	5.5	—	—	2	—	20	—	40	μA				
			10	—	—	16	—	160	—	320			—	—	—	—	—	—	—	—					
Additional Quiescent Device Current per input pin: 1 unit load ΔI_{CC}^*	—	—	—	—	—	—	—	—	—	—	$V_{CC}-2.1$	—	4.5 to 5.5	—	100	360	—	450	—	490					

*For dual-supply systems theoretical worst case ($V_I = 2.4 \text{ V}$, $V_{CC} = 5.5 \text{ V}$) specification is 1.8 mA.

**Any voltage between V_{CC} and Gnd.

HCT Input Loading Table

Input	Unit Loads*
E	1

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4016

CD54/74HCT4016

SWITCHING CHARACTERISTICS (V_{CC}=5 V, T_A=25° C, Input t_r=6 ns)

CHARACTERISTIC	C _L (pF)	TYPICAL VALUES		UNITS	
		HC	HCT		
Propagation Delay Time:	15	4	4	ns	
Switch In to Switch Out					t _{PLH} , t _{PHL}
Switch Turn Off					t _{PLZ} , t _{PHZ}
E to Out					
Switch Turn On	t _{PZH}				
E to Out	t _{PZL}	16	22		
Power Dissipation Capacitance*	C _{PD}	—	12	pF	

*C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L + C_S) V_{CC}^2 f_o \text{ where}$$

f_i = input frequency

f_o = output frequency

C_L = output load capacitance

C_S = switch capacitance

V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r=6 ns)

CHARACTERISTIC	V _{CC}	LIMITS										UNITS			
		25° C				-40° C to +85° C				-55° C to +125° C					
		HC		HCT		74HC		74HCT		54HC			54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.	
Propagation Delay Time Switch In to Out	t _{PLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	t _{PHL}	4.5	—	12	—	—	—	15	—	—	—	18	—	—	
		6	—	10	—	—	—	—	13	—	—	—	15	—	
9		—	8	—	—	—	—	10	—	—	—	12	—	—	
Switch Turn-On En to Out	t _{PZH}	2	—	190	—	—	—	240	—	—	—	285	—	—	
		4.5	—	38	—	—	—	48	—	—	—	57	—	53	
		6	—	32	—	—	—	41	—	—	—	48	—	—	
9	—	28	—	—	—	35	—	—	—	42	—	—			
t _{PZL}	2	—	190	—	—	—	240	—	—	—	285	—	—		
	4.5	—	38	—	—	—	48	—	—	—	57	—	73		
	6	—	32	—	—	—	41	—	—	—	48	—	—		
9	—	28	—	—	—	35	—	—	—	42	—	—			
Switch Turn-Off En to Out	t _{PHZ} t _{PLZ}	2	—	145	—	—	—	180	—	—	—	220	—	—	
		4.5	—	29	—	—	—	36	—	—	—	44	—	53	
		6	—	25	—	—	—	31	—	—	—	38	—	—	
9	—	22	—	—	—	28	—	—	—	33	—	—			
Input (Control) Capacitance	C _I	—	—	10	—	—	10	—	—	10	—	—	10	pF	

CD54/74HC4016 CD54/74HCT4016

ANALOG CHANNEL CHARACTERISTICS - Typical Values at $T_A = 25^\circ\text{C}$

CHARACTERISTIC	TEST CONDITIONS	V_{CC} V	HC	HCT	UNITS	
Switch Frequency Response Bandwidth at -3 dB (Fig. 13)	Fig. 4 Notes 1 and 2	4.5	>200	>200	MHz	
Crosstalk Between Any Two Switches (Fig. 14)	Fig. 5 Notes 2 and 3	4.5	TBE	TBE	dB	
Total Harmonic Distortion	1 kHz, Fig. 6	$V_{IS}=4 V_{P-P}$	4/5	0.078	0.078	%
		$V_{IS}=8 V_{P-P}$	9	0.018	0.018	
Control to Switch Feedthrough Noise	Fig. 7	4.5	TBE	TBE	mV	
		9	TBE	TBE		
Switch "OFF" Signal Feedthrough (Fig. 14)	Fig. 8 Notes 2 and 3	4.5	-62	-62	dB	
Switch Input Capacitance	C_s	—	5	5	pF	

Notes:

1. Adjust input level for 0 dBm at output, $f = 1$ MHz.
2. V_{IS} is centered at $V_{CC}/2$.
3. Adjust input for 0 dBm at V_{IS} .




Fig. 2 - Typical "ON" resistance vs. input signal voltage.




Fig. 3 - Typical "ON" resistance vs. input signal voltage.

CD54/74HC4016 CD54/74HCT4016

ANALOG TEST CIRCUITS




Fig. 4 - Frequency response test circuit.




Fig. 6 - Total harmonic distortion test circuit.




Fig. 7 - Control-to-switch feedthrough noise test circuit.




Fig. 5 - Crosstalk between two switches test circuit.




Fig. 8 - Switch off signal feedthrough.




Fig. 9 - Switch propagation - delay times waveforms.





Fig. 10 - Switch turn-on and turn-off propagation delay times waveforms.


	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _S	50% V _{CC}	1.3 V

CD54/74HC4016 CD54/74HCT4016




92CS-39937

Fig. 11 - Switch on/off propagation delay time test circuit.




92CS-38835

Fig. 12 - Switch-in to switch-out propagation delay time test circuit.



92CS-41193


Fig. 13 - Switch frequency response.



92CS-41192

Fig. 14 - Switch-off signal feedthrough and crosstalk vs. frequency.

High-Speed CMOS Logic



Quad Analog Switch with Level Translation

Type Features:

- Wide analog-input-voltage range ($V_{CC}-V_{EE}$): 0-10 V
- Low "ON" resistance: 45 Ω typ. @ $V_{CC}=4.5$ V
35 Ω typ. @ $V_{CC}=6$ V
30 Ω typ. @ $V_{CC}-V_{EE}=9$ V
- Fast switching and propagation delay times
- Low "OFF" leakage current
- Built-in "Break-before-make" switching
- Logic-level translation to enable 5 V logic to accommodate ± 5 V analog signals


The RCA CD54/74HC/HCT4316 contains four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

In addition these devices contain logic-level translation circuits that provide for analog signal switching of voltages between ± 5 V via 5 V logic. Each switch is turned on by a high-level voltage on its select input (S) when the common Enable (E) is Low. A High E disables all switches. The digital inputs can swing between V_{CC} and Gnd; the analog inputs/outputs can swing between V_{CC} as a positive limit and V_{EE} as a negative limit. Voltage ranges are shown in Figs. 2 and 3.

Family Features:

- Wide operating temperature range:
CD74HC/HCT: -40 to +125°C
- CD54HC/CD74HC types:
2 V to 10 V operation
High noise immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5$ V
- CD54HCT/CD74HCT types:
Direct LSTTL input logic compatibility
 $V_{IL} = 0.8$ V max., $V_{IH} = 2$ V min.
CMOS input compatibility
 $I_i \leq 1 \mu A$ @ V_{OL} , V_{OH}
- Alternate Source is Philips/Signetics

The CD54HC4316 and CD54HCT4316 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4316 and CD74HCT4316 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).



TRUTH TABLE

INPUTS		SWITCH
\bar{E}	S	
L	L	OFF
L	H	ON
H	X	OFF

H = High Level Voltage
L = Low Level Voltage
X = Don't Care

Fig. 1 - Logic diagram (one switch).

CD54/74HC4316

CD54/74HCT4316

MAXIMUM RATINGS, Absolute-Maximum Values: (All voltages referenced to Gnd unless otherwise shown)

DC SUPPLY-VOLTAGE ($V_{CC-V_{EE}}$)	-0.5 to +10.5 V
DC SUPPLY-VOLTAGE (V_{CC})	-0.5 to +7 V
DC SUPPLY-VOLTAGE (V_{EE})	+0.5 to -7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC SWITCH DIODE CURRENT, I_{OK} (FOR $V_i < V_{EE} - 0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC SWITCH CURRENT (FOR $V_i > V_{EE} - 0.5$ V OR $V_i < V_{CC} + 0.5$ V)	+25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
DC V_{EE} CURRENT (I_{EE})	-20 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+100^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+125^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
Supply-Voltage Range (For T_A =Full Package-Temperature Range) $V_{CC-V_{EE}}$	2	10	V
CD54/74HC Types, CD54/74HCT Types, See Fig. 2			
Supply-Voltage Range (For T_A =Full Package-Temperature Range) V_{EE} .*	0	-6	V
CD54/74HC Types, CD54/74HCT, See Fig. 3			
DC Input Control Voltage, V_i	Gnd	V_{CC}	V
Analog Switch I/O Voltage, V_{IS}	V_{EE}	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	+125	$^\circ\text{C}$
CD54 Types	-55	+125	
Input Rise and Fall Times, t_r, t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

Recommended Operating Area as a Function of Supply Voltages




Fig. 2




Fig. 3

CD54/74HC4316 CD54/74HCT4316

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS				74HC/54HC			74HC		54HC -55/+125°C		TEST CONDITIONS				74HCT/54HCT			74HCT		54HCT -55/+125°C		UNITS	
	V _{IS} V	V _I V	V _{EE} V	V _{CC} V	+25°C			-40/+85°C		74HC -40/+125°C		V _{IS} V	V _I V	V _{EE} V	V _{CC} V	+25°C			-40/+85°C		74HCT -40/+125°C			
					Min	Typ	Max	Min	Max	Min	Max					Min	Typ	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{IH}					2	1.5	—	—	1.5	—	1.5	—				4.5	2	—	—	2	—	2	—	V
					4.5	3.15	—	—	3.15	—	3.15	—				to								
					6	4.2	—	—	4.2	—	4.2	—				5.5								
Low-Level Input Voltage V _{IL}					2	—	—	0.5	—	0.5	—	0.5				4.5	—	—	0.8	—	0.8	—	0.8	V
					4.5	—	—	1.35	—	1.35	—	1.35				to								
					6	—	—	1.8	—	1.8	—	1.8				5.5								
"On" Resistance I _O = 1 mA R _{ON} (Fig. 4 & 5)	V _{CC} or V _{EE}	V _{IL} or V _{IH}	0	4.5	—	45	180	—	225	—	270	Same as HC	Same as HC	0	4.5	—	45	180	—	225	—	270	Ω	
			0	6	—	35	160	—	200	—	240			—	—	—	—	—	—	—	—	—		
			-4.5	4.5	—	30	135	—	170	—	205			-4.5	4.5	—	30	135	—	170	—	205		
	0	4.5	—	85	320	—	400	—	480	0	4.5			—	85	320	—	400	—	480	Ω			
	0	6	—	55	240	—	300	—	360	—	—			—	—	—	—	—	—	—				
	-4.5	4.5	—	35	170	—	215	—	255	-4.5	4.5			—	35	170	—	215	—	255				
Maximum "On" Resistance between any two channels ΔR _{ON}			0	4.5	—	10	—	—	—	—	—	—	0	4.5	—	10	—	—	—	—	—	—	Ω	
			0	6	—	8.5	—	—	—	—	—	—	0	4.5	—	10	—	—	—	—	—	—	Ω	
			-4.5	4.5	—	5	—	—	—	—	—	—	-4.5	4.5	—	5	—	—	—	—	—	—	Ω	
Switch Off Leakage Current I _Z	V _{CC} -V _{EE}	V _{IL} or V _{IH}	0	6	—	—	±0.1	—	±1	—	±1	—	±1	—	±1	—	±1	—	±1	—	±1	—	±1	μA
		-5	5	—	—	±0.1	—	±1	—	±1	—	±1	—	±1	—	±1	—	±1	—	±1	—	±1	μA	
Control Input Leakage Current I _{IL}	—	V _{CC} or Gnd	0	6	—	—	±0.1	—	±1	—	±1	—	±1	—	±1	—	±0.1	—	±1	—	±1	—	±1	μA
Quiescent Device Current I _{CC} I _O = 0	When V _{IS} = V _{EE} , V _{OE} = V _{CC} , When V _{IS} = V _{CC} , V _{OE} = V _{EE}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	Same as HC	Same as HC	0	5.5	—	—	8	—	80	—	160	μA	
			-5	5	—	—	16	—	160	—	320			-4.5	5.5	—	—	16	—	160	—	320		
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *													V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

**Any voltage between V_{CC} and Gnd.

HCT Input Loading Table

Input	Unit Loads*
All	0.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4316

CD54/74HCT4316

SWITCHING CHARACTERISTICS (V_{CC}=5 V, T_A=25°C, Input t_r,t_f=6 ns)

CHARACTERISTIC			C _L (pF)	TYPICAL VALUES		UNITS
				HC	HCT	
Turn "ON" Time E̅ to Out nS to Out	t _{PZH}	15	17	18	ns	
			14	17		
Turn "ON" Time E̅ to Out nS to Out	t _{PZL}	17	24			
		14	18			
Turn "OFF" Time E̅ to Out nS to Out	t _{PLZ} , t _{PHZ}	17	21			
		14	18			
Power Dissipation Capacitance*	C _{PD}	—	42	47	pF	

*C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L + C_S) V_{CC}^2 f_o \text{ where}$$

f_i = input frequency

f_o = output frequency

C_L = output load capacitance

C_S = switch capacitance

V_{CC} = supply voltage.

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r,t_f=6 ns)

CHARACTERISTIC		V _{EE}	V _{CC}	LIMITS										UNITS		
				25°C				-40°C to +85°C				-55°C to +125°C				
				HC		HCT		74HC		74HCT		54HC			54HCT	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.
Propagation Delay Switch In to Out	t _{PLH} t _{PHL}	0	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
		0	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		0	6	—	10	—	—	—	13	—	—	—	15	—	—	
		-4.5	4.5	—	8	—	8	—	10	—	10	—	12	—	12	
Turn "ON" Time E̅ to Out	t _{PZH}	0	2	—	205	—	—	—	255	—	—	—	310	—	—	
		0	4.5	—	41	—	44	—	51	—	55	—	62	—	66	
		0	6	—	35	—	—	—	43	—	—	—	53	—	—	
		-4.5	4.5	—	37	—	42	—	47	—	53	—	56	—	63	
	t _{PZL}	0	2	—	205	—	—	—	255	—	—	—	310	—	—	
		0	4.5	—	41	—	56	—	51	—	70	—	62	—	85	
		0	6	—	35	—	—	—	43	—	—	—	53	—	—	
		-4.5	4.5	—	37	—	42	—	47	—	53	—	56	—	63	
	Turn "ON" Time nS to Out	t _{PZH}	0	2	—	175	—	—	—	220	—	—	—	265	—	—
			0	4.5	—	35	—	40	—	44	—	53	—	53	—	60
			0	6	—	30	—	—	—	37	—	—	—	45	—	—
			-4.5	4.5	—	34	—	34	—	43	—	43	—	51	—	51
t _{PZL}		0	2	—	175	—	—	—	220	—	—	—	265	—	—	
		0	4.5	—	35	—	50	—	44	—	63	—	53	—	75	
		0	6	—	30	—	—	—	37	—	—	—	45	—	—	
		-4.5	4.5	—	34	—	34	—	43	—	43	—	51	—	51	
Turn "OFF" Time E̅ to Out	t _{PLZ} , t _{PHZ}	0	2	—	205	—	—	—	255	—	—	—	310	—	—	
		0	4.5	—	41	—	50	—	51	—	63	—	62	—	75	
		0	6	—	35	—	—	—	43	—	—	—	53	—	—	
		-4.5	4.5	—	37	—	46	—	47	—	58	—	56	—	69	
Turn "OFF" Time nS to Out	t _{PHZ}	0	2	—	175	—	—	—	220	—	—	—	265	—	—	
		0	4.5	—	35	—	44	—	44	—	55	—	53	—	66	
		0	6	—	30	—	—	—	37	—	—	—	45	—	—	
		-4.5	4.5	—	34	—	40	—	43	—	50	—	51	—	60	
Input (Control) Capacitance	C _i	—	—	—	10	—	10	—	10	—	10	—	10	—	pF	

CD54/74HC4316

CD54/74HCT4316

ANALOG CHANNEL CHARACTERISTICS - Typical Values at $T_A = 25^\circ\text{C}$

CHARACTERISTIC	TEST CONDITIONS	V_{CC} V	HC	HCT	UNITS
Switch Frequency Response Bandwidth at -3 dB (Fig. 15)	Fig. 6 Notes 1 and 2	4.5	>200	>200	MHz
Crosstalk Between Any Two Switches (Fig. 16)	Fig. 7 Notes 2 and 3	4.5	TBE	TBE	dB
Total Harmonic Distortion	1 kHz, $V_{IS}=4 V_{PP}$, Fig. 8 $V_{IS}=8 V_{PP}$	4.5	0.078	0.078	%
		9	0.018	0.018	
Control to Switch Feedthrough Noise	Fig. 9	4.5	TBE	TBE	mV
		9	TBE	TBE	
Switch "OFF" Signal Feedthrough (Fig. 16)	Fig. 10 Notes 2 and 3	4.5	-62	-62	dB
Switch Input Capacitance C_s	—	—	5	5	pF

Notes:

1. Adjust input level for 0 dBm at output, $f = 1$ MHz.
2. V_{IS} is centered at $V_{CC}/2$.
3. Adjust input for 0 dBm at V_{IS} .




Fig. 4 - Typical "ON" resistance vs. input signal voltage.




Fig. 5 - Typical "ON" resistance vs. input signal voltage.

CD54/74HC4316 CD54/74HCT4316

ANALOG TEST CIRCUITS




Fig. 6 - Frequency response test circuit.




Fig. 8 - Total harmonic distortion test circuit.




Fig. 9 - Control-to-switch feedthrough noise test circuit.




Fig. 11 - Switch propagation - delay times waveforms.




Fig. 7 - Crosstalk between two switches test circuit.




Fig. 10 - Switch off signal feedthrough.




Fig. 12 - Switch turn-on and turn-off propagation delay times waveforms.

	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _S	50% V _{CC}	1.3 V




Fig. 13 - Switch on/off propagation delay time test circuit.




Fig. 14 - Switch-in to switch-out propagation delay time test circuit.

CD54/74HC4316 CD54/74HCT4316




Fig. 15 - Switch frequency response.





Fig. 16 - Switch-off signal feedthrough and crosstalk vs. frequency.

CD54/74HC4351, CD54/74HCT4351
CD54/74HC4352, CD54/74HCT4352
CD54/74HC4353, CD54/74HCT4353



92CS-43076
CD54/74HC/HCT4351
TERMINAL ASSIGNMENT

Analog Multiplexers/Demultiplexers With Latch

Type Features:

- Wide analog input voltage range: ± 5 V max.
- Low "on" resistance:
 70 Ω type ($V_{CC}-V_{EE} = 4.5$ V)
 40 Ω type ($V_{CC}-V_{EE} = 9$ V)
- Low crosstalk between switches
- Fast switching and propagation speeds
- "Break-before-make" switching

The RCA CD54/74HC/HCT4351, 4352, and 4353 are digitally controlled analog switches which utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These analog multiplexers/demultiplexers are, in essence, the HC/HCT4051, 4052, and 4053 preceded by address latches that are controlled by on active low Latch Enable input (\overline{LE}). Two Enable inputs, one active low ($E1$), and the other active high ($E2$) are provided allowing enabling with either input voltage level.

The CD54HC/HCT4351, 4352, and 4353 are supplied in 20-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT4351, 4352, and 4353 are supplied in 20-lead plastic packages (E suffix) and in 20-lead surface mount plastic packages (M suffix). All devices are also available in chip form (H suffix).

Family Features:

- Wide Operating Temperature Range:
 CD74HC/HCT: -40° C to $+125^{\circ}$ C
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
 2 to 6 V Operation, control; 0 to 10 V, switch
 High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5$ V
- CD54HCT/CD74HCT Types:
 4.5 to 5.5 V Operation, control; 0 to 10 V, switch
 Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8$ V Max., $V_{IH} = 2$ V Min.
 CMOS Input Compatibility
 $I_1 \leq 1 \mu A$ @ V_{OL} , V_{OH}




Fig. 1 - Functional diagram of HC/HCT4351.


CD54/74HC4351, CD54/74HCT4351
CD54/74HC4352, CD54/74HCT4352
CD/74HC4353, CD54/74HCT4353

TRUTH TABLE
CD54/74HC/HCT4351

INPUT STATES					"ON" SWITCHES $\overline{LE} = H^*$
$\overline{E1}$	E2	S2	S1	S0	
L	H	L	L	L	A ₀
L	H	L	L	H	A ₁
L	H	L	H	L	A ₂
L	H	L	H	H	A ₃
L	H	H	L	L	A ₄
L	H	H	L	H	A ₅
L	H	H	H	L	A ₆
L	H	H	H	H	A ₇
H	L	X	X	X	None

X = Don't Care.


* When \overline{LE} is low S0-S2 data are latched and switches cannot change state.



92CM-43071

Fig. 2 - Detail of one HC/HCT4351 switch.

CD54/74HC4351, CD54/74HCT4351
CD54/74HC4352, CD54/74HCT4352
CD54/74HC4353, CD54/74HCT4353



CD54/74HC/HCT4352
TERMINAL ASSIGNMENT

TRUTH TABLE
CD54/74HC/HCT4352

INPUT STATES				"ON" CHANNELS $\overline{LE} = H^*$
$\overline{E1}$	$E2$	$S1$	$S0$	
L	H	L	L	A_0, B_0
L	H	L	H	A_1, B_1
L	H	H	L	A_2, B_2
L	H	H	H	A_3, B_3
H	L	X	X	None

X = Don't Care.

* When Latch Enable is "Low" channel-select data is latched and switches cannot change state.




Fig. 3 - Functional diagram of HC/HCT4352.





Fig. 4 - Detail of one HC/HCT4352 switch.

**CD54/74HC4351, CD54/74HCT4351
CD54/74HC4352, CD54/74HCT4352
CD54/74HC4353, CD54/74HCT4353**

TRUTH TABLE CD54/74HC/HCT4353

INPUT STATES					"ON" CHANNELS LE = H *
$\overline{E1}$	E2	S2	S1	S0	
L	H	L	L	L	C ₀ , B ₀ , A ₀
L	H	L	L	H	C ₀ , B ₀ , A ₁
L	H	L	H	L	C ₀ , B ₁ , A ₀
L	H	L	H	H	C ₀ , B ₁ , A ₁
L	H	H	L	L	C ₁ , B ₀ , A ₀
L	H	H	L	H	C ₁ , B ₀ , A ₁
L	H	H	H	L	C ₁ , B ₁ , A ₀
L	H	H	H	H	C ₁ , B ₁ , A ₁
H	X	X	X	X	None
X	L	X	X	X	None



92CS-43078

**CD54/74HC/HCT4353
TERMINAL ASSIGNMENT**

X = Don't Care.

* When Latch Enable is "Low" channel-select data is latched and switches cannot change state.




Fig. 5 - Functional diagram of HC/HCT4353.

92CM-43074




Fig. 6 - Detail of one HC/HCT4353 switch.

92CM-43075

CD54/74HC4351, CD54/74HCT4351
CD54/74HC4352, CD54/74HCT4352
CD54/74HC4353, CD54/74HCT4353

MAXIMUM RATINGS, Absolute-Maximum Values: (All voltages referenced to Gnd unless otherwise shown)

DC SUPPLY-VOLTAGE ($V_{CC-V_{EE}}$)	-0.5 to +10.5 V
DC SUPPLY-VOLTAGE (V_{CC})	-0.5 to +7 V
DC SUPPLY-VOLTAGE (V_{EE})	+0.5 to -7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC SWITCH DIODE CURRENT, I_{OK} (FOR $V_i < V_{EE} - 0.5$ V OR $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC SWITCH CURRENT (FOR $V_i > V_{EE} - 0.5$ V OR $V_i < V_{CC} + 0.5$ V)	+25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	± 50 mA
DC V_{EE} CURRENT (I_{EE})	-20 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+100^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F, H	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M	-40 to $+125^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ\text{C}$

- In certain applications, the external load-resistor current may include both V_{CC} and signal-line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6 volt (calculated from R_{ON} values shown in Electrical Characteristics chart). No V_{CC} current will flow through R_i if the switch current flows into terminal 3 on the HC/HCT4351; terminals 3 and 13 on the HC/HCT4352; terminals 4, 14 and 15 on the HC/HCT4353.

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} : *			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) $V_{CC-V_{EE}}$			
CD54/74HC Types CD54/74HCT Types See Fig. 7	2	10	V
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{EE} : *			
CD54/74HC Types CD54/74HCT Types See Fig. 8	0	-6	V
DC Input Control Voltage, V_i	Gnd	V_{CC}	V
Analog Switch I/O Voltage, V_{IS}	V_{EE}	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+125	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times, t_r , t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

* Unless otherwise specified, all voltages are referenced to Ground.

**CD54/74HC4351, CD54/74HCT4351
CD54/74HC4352, CD54/74HCT4352
CD54/74HC4353, CD54/74HCT4353**

RECOMMENDED OPERATING AREA AS A FUNCTION OF SUPPLY VOLTAGES




Fig. 7




Fig. 8

STATIC ELECTRICAL CHARACTERISTICS

CHAR- ACTERISTIC	CD74HC/CD54HC4351, 4352, 4353										CD74HCT/CD54HCT4351, 4352, 4353										UNITS									
	TEST CONDITIONS				74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS				74HCT/54HCT TYPES			74HCT TYPES			54HCT TYPES								
	V_{IS} V	V_I V	V_{EE} V	V_{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V_{IS} V	V_I V	V_{EE} V	V_{CC} V	+25°C			-40/ +85°C			-55/ +125°C								
					Min	Typ	Max	Min	Max	Min	Max					Min	Typ	Max	Min	Max		Min	Max							
High-Level Input Voltage V_{IH}					2	1.5	—	—	1.5	—	1.5	—					4.5	2	—	—	2	—	2	—	V					
					4.5	3.15	—	—	3.15	—	3.15	—					to	—	—	—	—	—	—	—						
					6	4.2	—	—	4.2	—	4.2	—					5.5	—	—	—	—	—	—	—						
Low-Level Input Voltage V_{IL}					2	—	—	0.5	—	0.5	—	0.5					4.5	—	—	0.8	—	0.8	—	0.8	V					
					4.5	—	—	1.35	—	1.35	—	1.35					to	—	—	—	—	—	—	—						
					6	—	—	1.8	—	1.8	—	1.8					5.5	—	—	—	—	—	—	—						
"On" Resistance $I_o = 1\text{ mA}$ R_{on} (Fig. 20)	V_{CC} or V_{EE}	V_{IL} or V_{IH}		0	4.5	—	70	160	—	200	—	240					0	4.5	—	70	160	—	200	—	240	Ω				
				0	6	—	60	140	—	175	—	210					—	—	—	—	—	—	—							
	V_{CC} to V_{EE}				-4.5	4.5	—	40	120	—	150	—	180					-4.5	4.5	—	40	120	—	150	—	180	Ω			
					0	4.5	—	90	180	—	225	—	270					0	4.5	—	90	180	—	225	—	270				
	Same as HC	Same as HC			0	6	—	80	160	—	200	—	240					—	—	—	—	—	—	—	—					
					-4.5	4.5	—	45	130	—	162	—	195					-4.5	4.5	—	45	130	—	162	—	195				
Maximum "On" Resistance between any two channels ΔR_{on}					0	4.5	—	10	—	—	—	—					0	4.5	—	10	—	—	—	—	Ω					
					0	6	—	8.5	—	—	—	—					0	—	—	—	—	—	—	—						
					-4.5	4.5	—	5	—	—	—	—					-4.5	4.5	—	5	—	—	—	—		—				
Switch On/OFF Leakage Current I_{z} 1&2 Channels (4353) 4 Channels (4352) 8 Channels (4351)	For Switch OFF: When $V_{IS}=V_{CC}$ $V_{OS}=V_{IS}$; When $V_{IS}=V_{EE}$ $V_{OS}=V_{CC}$ For Switch ON: All Applicable Combinations of V_{IS} & V_{OS} Voltage Levels	V_{IL} or V_{IH}		0	6	—	—	± 0.1	—	± 1	—	± 1					0	6	—	—	± 0.1	—	± 1	—	± 1	μA				
				-5	5	—	—	± 0.1	—	± 1	—	± 1	—	± 1					-5	5	—	—	± 0.1	—	± 1		—	± 1		
				0	6	—	—	± 0.1	—	± 1	—	± 1					0	6	—	—	± 0.1	—	± 1	—	± 1					
				-5	5	—	—	± 0.2	—	± 2	—	± 2					-5	5	—	—	± 0.2	—	± 2	—	± 2					
				0	6	—	—	± 0.2	—	± 2	—	± 2					0	6	—	—	± 0.2	—	± 2	—	± 2					
				-5	5	—	—	± 0.4	—	± 4	—	± 4					-5	5	—	—	± 0.4	—	± 4	—	± 4					
Control Input Leakage Current I_{L}	—	V_{CC} or Gnd		0	6	—	—	± 0.1	—	± 1	—	± 1					5.5	—	—	± 0.1	—	± 1	—	± 1	μA					
Quiescent Device Current I_{CC} $I_o = 0$	When $V_{IS} = V_{EE}$, $V_{OS} = V_{CC}$, When $V_{IS} = V_{CC}$, $V_{OS} = V_{EE}$	V_{CC} or Gnd		0	6	—	—	8	—	80	—	160					0	5.5	—	—	8	—	80	—	160	μA				
				-5	5	—	—	16	—	160	—	320					-4.5	5.5	—	—	16	—	160	—	320					
Additional Quiescent Device Current per input pin: 1 unit load ΔI_{CC}^*																					$V_{CC}=2.1$	4.5 to 5.5	—	100	360	—	450	—	490	μA

* For dual-supply systems theoretical worst case ($V_I = 2.4\text{ V}$, $V_{CC} = 5.5\text{ V}$) specification is 1.8 mA.

** Any voltage between V_{CC} & Gnd.

CD54/74HC4351, CD54/74HCT4351
CD54/74HC4352, CD54/74HCT4352
CD54/74HC4353, CD54/74HCT4353

HCT INPUT LOADING TABLE

TYPE	INPUT	UNIT LOADS *
All	$\overline{E1}$, E2, S _n	0.5
(4351, 4352, 4353)	\overline{LE}	1.5

* Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μ A max. @ 25°C.

SWITCHING CHARACTERISTICS ($V_{CC} = 5$ V, $T_A = 25^\circ$ C, Input t_r , $t_f = 6$ ns)

CHARACTERISTIC	C _L pF	LIMITS						UNITS	
		4351		4352		4353			
		HC	HCT	HC	HCT	HC	HCT		
Turn "On" Time $\overline{E1}$, E2, or S _n to V _{OS}	t _{PZH} t _{PZL}	15	27	35	35	40	21	23	ns
Turn "Off" Time $\overline{E1}$, E2, or S _n to V _{OS}	t _{PHZ} t _{PLZ}		21	23	21	25	19	21	
Power Dissipation Capacitance *	C _{PD}	—	50	52	74	76	38	42	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L + C_S) V_{CC}^2 f_o$$

f_o = output frequency.

f_i = input frequency.

C_L = output load capacitance.

C_S = switch capacitance.

V_{CC} = supply voltage.

CD54/74HC4351, CD54/74HCT4351
 CD54/74HC4352, CD54/74HCT4352
 CD54/74HC4353, CD54/74HCT4353

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC	V_{EE}	V_{CC}	LIMITS												UNITS	
			+25°C				-40°C to +85°C				-55°C to +125°C					
			HC		HCT		74HC		74HCT		54HC		54HCT			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Propagation Delay Switch In to Out 4351, 4352, 4353	t_{PLH}	0	2	—	35	—	—	—	45	—	—	—	55	—	—	ns
	t_{PHL}	0	4.5	—	7	—	7	—	9	—	9	—	11	—	11	
		0	6	—	6	—	—	—	8	—	—	—	9	—	—	
		-4.5	4.5	—	5	—	5	—	7	—	7	—	8	—	8	
Maximum Switch Turn "On" Delay 4351 $\overline{E1}, E2, \overline{LE}$ to V_{OS}	t_{PZH}	0	2	—	300	—	—	—	375	—	—	—	450	—	—	ns
	t_{PZL}	0	4.5	—	60	—	75	—	75	—	94	—	90	—	113	
		0	6	—	51	—	—	—	64	—	—	—	77	—	—	
		-4.5	4.5	—	55	—	60	—	69	—	75	—	83	—	90	
4351 S_n to V_{OS}		0	2	—	300	—	—	—	375	—	—	—	450	—	—	ns
		0	4.5	—	60	—	75	—	75	—	94	—	90	—	113	
		0	6	—	51	—	—	—	64	—	—	—	77	—	—	
		-4.5	4.5	—	50	—	60	—	63	—	75	—	75	—	90	
4352 $\overline{E1}, E2, \overline{LE}$ to V_{OS}		0	2	—	350	—	—	—	440	—	—	—	525	—	—	ns
		0	4.5	—	70	—	80	—	88	—	100	—	105	—	120	
		0	6	—	60	—	—	—	75	—	—	—	90	—	—	
		-4.5	4.5	—	60	—	65	—	75	—	81	—	90	—	98	
4352 S_n to V_{OS}		0	2	—	375	—	—	—	470	—	—	—	565	—	—	ns
		0	4.5	—	75	—	80	—	94	—	100	—	113	—	120	
		0	6	—	64	—	—	—	80	—	—	—	96	—	—	
		-4.5	4.5	—	55	—	65	—	69	—	81	—	83	—	98	
4353 $\overline{E1}, E2, \overline{LE}$ to V_{OS}		0	2	—	300	—	—	—	375	—	—	—	450	—	—	ns
		0	4.5	—	60	—	75	—	75	—	94	—	90	—	113	
		0	6	—	51	—	—	—	64	—	—	—	77	—	—	
		-4.5	4.5	—	55	—	60	—	69	—	75	—	83	—	90	
4353 S_n to V_{OS}		0	2	—	300	—	—	—	375	—	—	—	450	—	—	ns
		0	4.5	—	60	—	75	—	75	—	94	—	90	—	113	
		0	6	—	58	—	—	—	69	—	—	—	77	—	—	
		-4.5	4.5	—	50	—	60	—	63	—	75	—	75	—	90	
Maximum Switch Turn "Off" Delay 4351 $\overline{E1}$ to V_{OS}	t_{PHZ}	0	2	—	250	—	—	—	315	—	—	—	375	—	—	ns
	t_{PLZ}	0	4.5	—	50	—	55	—	63	—	69	—	75	—	83	
		0	6	—	43	—	—	—	54	—	—	—	64	—	—	
		-4.5	4.5	—	40	—	40	—	50	—	50	—	60	—	60	
4351 $E2$ to V_{OS}		0	2	—	250	—	—	—	315	—	—	—	375	—	—	ns
		0	4.5	—	50	—	60	—	63	—	75	—	75	—	90	
		0	6	—	43	—	—	—	54	—	—	—	64	—	—	
		-4.5	4.5	—	40	—	50	—	50	—	63	—	60	—	75	
4351 \overline{LE} to V_{OS}		0	2	—	275	—	—	—	345	—	—	—	415	—	—	ns
		0	4.5	—	55	—	60	—	69	—	75	—	83	—	90	
		0	6	—	47	—	—	—	59	—	—	—	71	—	—	
		-4.5	4.5	—	45	—	55	—	56	—	69	—	68	—	83	

CD54/74HC4351, CD54/74HCT4351
CD54/74HC4352, CD54/74HCT4352
CD54/74HC4353, CD54/74HCT4353

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns) (Continued)

CHARACTERISTIC	V_{EE}	V_{CC}	LIMITS												UNITS	
			+25°C				-40°C to +85°C				-55°C to +125°C					
			HC		HCT		74HC		74HCT		54HC		54HCT			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Maximum Switch Turn "Off" Delay 4351 S_n to V_{OS}	t_{PHZ}	0	2	—	275	—	—	—	345	—	—	—	415	—	—	ns
	t_{PLZ}	0	4.5	—	55	—	65	—	69	—	81	—	83	—	98	
		0	6	—	47	—	—	—	59	—	—	—	71	—	—	
		-4.5	4.5	—	48	—	55	—	60	—	69	—	71	—	83	
4352 $\overline{E1}, E2, \overline{LE}$ to V_{OS}		0	2	—	275	—	—	—	345	—	—	—	415	—	—	
		0	4.5	—	55	—	60	—	69	—	75	—	83	—	90	
		0	6	—	47	—	—	—	59	—	—	—	71	—	—	
		-4.5	4.5	—	50	—	50	—	63	—	63	—	75	—	75	
4352 S_n to V_{OS}		0	2	—	300	—	—	—	375	—	—	—	450	—	—	
		0	4.5	—	60	—	60	—	75	—	75	—	90	—	90	
		0	6	—	51	—	—	—	64	—	—	—	77	—	—	
		-4.5	4.5	—	50	—	50	—	63	—	63	—	75	—	75	
4353 $\overline{E1}, E2, \overline{LE}$ to V_{OS}		0	2	—	275	—	—	—	345	—	—	—	415	—	—	
		0	4.5	—	55	—	60	—	69	—	75	—	83	—	90	
		0	6	—	47	—	—	—	59	—	—	—	71	—	—	
		-4.5	4.5	—	45	—	55	—	56	—	69	—	68	—	83	
4353 S_n to V_{OS}		0	2	—	275	—	—	—	345	—	—	—	415	—	—	
		0	4.5	—	54	—	65	—	69	—	81	—	83	—	98	
		0	6	—	47	—	—	—	59	—	—	—	71	—	—	
		-4.5	4.5	—	45	—	55	—	56	—	69	—	68	—	83	
Setup Time 4351 and 4353 S_n to \overline{LE}		0	2	60	—	—	—	75	—	—	—	90	—	—	—	
		0	4.5	12	—	12	—	15	—	15	—	18	—	18	—	
		0	6	10	—	—	—	13	—	—	—	15	—	—	—	
		-4.5	4.5	18	—	14	—	23	—	18	—	27	—	21	—	
Hold Time All S_n to \overline{LE}		0	2	5	—	—	—	5	—	—	—	5	—	—	—	
		0	4.5	5	—	5	—	5	—	5	—	5	—	5	—	
		0	6	5	—	—	—	5	—	—	—	5	—	—	—	
		-4.5	4.5	5	—	5	—	5	—	5	—	5	—	5	—	
Pulse Width 4351 and 4353 \overline{LE} 4352 \overline{LE}	t_w	0	2	100	—	—	—	125	—	—	—	150	—	—	—	
		0	4.5	20	—	25	—	25	—	31	—	30	—	28	—	
		0	6	17	—	—	—	21	—	—	—	26	—	—	—	
		-4.5	4.5	25	—	25	—	31	—	31	—	38	—	38	—	
		0	2	100	—	—	—	125	—	—	—	150	—	—	—	
		0	4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		0	6	17	—	—	—	21	—	—	—	26	—	—	—	
		-4.5	4.5	25	—	25	—	31	—	31	—	38	—	38	—	
Input (Control) Capacitance All	C_i	—	—	—	10	—	10	—	10	—	10	—	10	—	pF	

CD54/74HC4351, CD54/74HCT4351
CD54/74HC4352, CD54/74HCT4352
CD54/74HC4353, CD54/74HCT4353

ANALOG CHANNEL CHARACTERISTICS - TYPICAL VALUES AT $T_A = 25^\circ\text{C}$


CHARACTERISTIC	TEST CONDITIONS	TYPES	LIMITS			UNITS
			V_{EE} (V)	V_{CC} (V)	HC/HCT	
Switch Input Capacitance C_i		All			5	pF
Common Capacitance C_{COM}		4351			25	
		4352			12	
		4353			8	
Minimum Switch Frequency Response @ -3 dB Figs. 14, 16, 18	See Fig. 9 Notes 1, 2	4351			145	MHz
		4352	-2.25	2.25	165	
		4353			200	
		4351			180	
		4352	-4.5	4.5	185	
		4353			>200	
Crosstalk Between Any Two Switches Note 4	See Fig. 10 Notes 2, 3	4351			N/A	dB
		4352	-2.25	2.25	(TBE)	
		4353			(TBE)	
		4351			N/A	
		4352	-4.5	4.5	(TBE)	
		4353			(TBE)	
Sine-Wave Distortion	See Fig. 11	All	-2.25	2.25	0.035	%
		All	-4.5	4.5	0.018	
\bar{E} or S to Switch Feedthrough Noise	See Fig. 12 Notes 2, 3	4351				mV
		4352	-2.25	2.25	(TBE)	
		4353				
		4351				
		4352	-4.5	4.5	(TBE)	
		4353				
Switch "OFF" Signal Feedthrough Figs. 15, 17, 19	See Fig. 13 Notes 2, 3	4351			-73	dB
		4352	-2.25	2.25	-65	
		4353			-64	
		4351			-75	
		4352	-4.5	4.5	-67	
		4353			-66	

Notes:

1. Adjust input voltage to obtain OdBm @ V_{OS} for $f_{in} = 1$ MHz.
2. V_{IS} is centered at $(V_{CC} - V_{EE})/2$.
3. Adjust input for OdBm.
4. Not applicable for HC/HCT4351.


CD54/74HC4351, CD54/74HCT4351
CD54/74HC4352, CD54/74HCT4352
CD54/74HC4353, CD54/74HCT4353

ANALOG TEST CIRCUITS




92CS-39354

Fig. 9 - Frequency response test circuit.




92CS-39355

Fig. 10 - Crosstalk between two switches test circuit.




92CS-39356R1

Fig. 11 - Sine wave distortion test circuit.



92CS-39352

Fig. 12 - Control-to-switch feedthrough noise test circuit.



92CS-39353

Fig. 13 - Switch off signal feedthrough.

**CD54/74HC4351, CD54/74HCT4351
CD54/74HC4352, CD54/74HCT4352
CD54/74HC4353, CD54/74HCT4353**




Fig. 14 - Channel on bandwidth (HC/HCT4351).




Fig. 15 - Channel off feedthrough (HC/HCT4351).




Fig. 16 - Channel on bandwidth (HC/HCT4352).




Fig. 17 - Channel off feedthrough (HC/HCT4352).




Fig. 18 - Channel on bandwidth (HC/HCT4353).




Fig. 19 - Channel off feedthrough (HC/HCT4353).

CD54/74HC4351, CD54/74HCT4351
CD54/74HC4352, CD54/74HCT4352
CD54/74HC4353, CD54/74HCT4353






Fig. 20 - Typical ON resistance vs. input signal voltage.



92CS-36972R4

92CS-39359


HC4351, HC4352, HC4353




92CS-39360

Fig. 21 - Switch propagation delay, turn-on, turn-off times.

HCT4351, HCT4352, HCT4353




92CS-38836



92CS-38835

Fig. 22 - Switch on/off propagation delay test circuit.

Fig. 23 - Switch In to Switch Out propagation delay test circuit.



64-Word x 9-Bit FIFO Register; 3-State

Type Features:

- Synchronous or asynchronous operation
- 3-state outputs (standard)
- Master-reset inputs to clear data and control functions
- 25-MHz (typ.) shift-in, shift-out rates with flags
- 40-MHz (typ.) burst-in, burst-out rates without flags
- Cascadable to 25 MHz (typ.)
- Readily expandable in word and bit dimensions
- Pinning arranged for easy board layout: input pins directly opposite output pins
- I_{cc} category: LSI
- Functionally equivalent and pin compatible with the TRW to TDC1030

The RCA-CD54HC/HCT7030 and CD74HC/HCT7030 are high-speed expandable silicon-gate CMOS first-in first-out (FIFO) memories organized as 64-word by 9-bit registers. A 25-MHz data-rates makes them ideal for high-speed applications. Burst data-rates of 40 MHz can be obtained in applications where the status flags are not used.

With separate controls for Shift-In (SI) and Shift-Out (\overline{SO}), reading and writing operations are completely independent, allowing synchronous and asynchronous data transfers. Additional controls include a Master-Reset input (\overline{MR}) and an Output Enable Input (\overline{OE}). Flags for Data-In-Ready (DIR) and Data-Out-Ready (DOR) indicate the status of the device.

Devices can be interconnected easily to expand word and bit dimensions. All output pins are directly opposite the corresponding input pins thus simplifying board layout in expanded applications.

INPUTS AND OUTPUTS

Data Inputs (D₀ to D₈)

As there is no weighting of the inputs, any input can be assigned as the MSB. The size of the FIFO memory can be reduced from the 9 x 64 configuration, i.e. 8 x 64, 7 x 64, down to 1 x 64, by tying unused data input pins to V_{cc} or GND.

Data Outputs (Q₀ to Q₈)

As there is no weighting of the outputs any output can be assigned as the MSB. The size of the FIFO memory can be reduced from the 9 x 64 configuration as described for data inputs. In a reduced format, the unused data output pins must be left open.

Master-Reset (\overline{MR})

When \overline{MR} is LOW, the control functions within the FIFO are cleared and data content is declared invalid; the Data-In-Ready (DIR) flag is set HIGH and the Data-Out-Ready flag (DOR) is set LOW. The output stage remains in the state of the last word that was shifted out, or in the random state existing at power-up.

Applications:

- Bit-rate smoothing
- CPU/terminal buffering
- Data communications
- Peripheral buffering
- Line printer input buffers
- Auto-dialers
- CRT buffer memories
- Radar data acquisition
- High-speed disc or tape controller
- Video synthesis
- I/O formatter for digital filters and FFTs

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +125° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{cc},
@ V_{cc} = 5 V
- CD54HCT/CD74HCT Types
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
V_{IL} = 0.8 V Max., V_{IH} = 2 V Min.
CMOS Input Compatibility
I_I ≤ 1 μA @ V_{OL}, V_{OH}

CD54/74HC7030

CD54/74HCT7030

Status Flag Outputs (DIR, DOR)

Indication of the status of the FIFO is given by two status flags, Data-In-Ready (DIR) and Data-Out-Ready (DOR):

DIR = HIGH indicates the input stage is empty and ready to accept valid data;

DIR = LOW indicates that the FIFO is full or that a previous shift-in operation is not complete;

DOR = HIGH assures valid data is present at the outputs Q₀ to Q₈ (does not indicate that new data is awaiting transfer into the output stage);

DOR = LOW indicates the output stage is busy or there is no valid data.

Shift-In Control (SI)

Data is loaded into the input stage on a LOW-to-HIGH

transition of SI. A HIGH-to-LOW transition triggers an automatic data transfer process (ripple-through).

Shift-Out Control (\overline{SO})

A LOW-to-HIGH transition of \overline{SO} causes the DOR flag to go LOW. A HIGH-to-LOW transition of \overline{SO} causes upstream data to move into the output stage, and empty locations to move towards the input stage (bubble-up).

Output Enable (\overline{OE})

The outputs Q₀ to Q₈ are enabled when \overline{OE} = LOW. When \overline{OE} = HIGH the outputs are in the high impedance OFF-State.

These types are supplied in 28-lead dual-in-line plastic package E suffix. These types are also available in pellet (die) form H suffix.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}):	
(Voltage referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I _{IK} (FOR V _I < -0.5 V OR V _I > V _{CC} +0.5 V)	±20 mA
DC OUTPUT DIODE CURRENT, I _{OK} (FOR V _O < -0.5 V OR V _O > V _{CC} +0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _O) (FOR -0.5 V < V _O < V _{CC} +0.5 V):	
STANDARD OUTPUT	±25 mA
BUS DRIVER OUTPUT	±35 mA
DC V _{CC} OR GROUND CURRENT, (I _{CC}):	
STANDARD OUTPUT	±50 mA
BUS DRIVER OUTPUT	±70 mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +100°C (PACKAGE TYPE E)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE H)	Derate Linearly at 8 mW/°C to 300 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E, M	-40 to +125°C
STORAGE TEMPERATURE (T _{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package Temperature Range) V _{CC} : *			V
CD54/74HC Types	2	6	
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V _I , V _O	0	V _{CC}	
Operating Temperature, T _A :			°C
CD74 Types	-40	+125	
CD54 Types	-55	+125	
Input Rise and Fall Times, t _r , t _f :			ns
at 2 V	0	1000	
at 4.5 V	0	500	
at 6 V	0	400	

* Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC7030 CD54/74HCT7030




Fig. 1 - Functional block diagram.




Fig. 2 - Terminal connections.




Fig. 3 - Logic diagram.

CD54/74HC7030 CD54/74HCT7030

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC7030/CD54HC7030										CD74HCT7030/CD54HCT7030								UNITS			
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES			54HCT TYPES		
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C			-55/ +125° C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min		Max	Min	Max
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—	—											
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	
			4.5	—	—	1.35	—	1.35	—	1.35	—	—										
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage	V _{OH}	V _{IL} or -0.02		2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	—	
CMOS Loads	V _{IH}			4.5	4.4	—	—	4.4	—	4.4	—											
			6	5.9	—	—	5.9	—	5.9	—	—											
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	—		
			-4	4.5	3.98	—	—	3.84	—	3.7	—											
			-5.2	6	5.48	—	—	5.34	—	5.2	—											
Low-Level Output Voltage	V _{OL}	V _{IL} or 0.02		2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	—	
CMOS Loads	V _{IH}			4.5	—	—	0.1	—	0.1	—	0.1											
			6	—	—	0.1	—	0.1	—	0.1	—											
TTL Loads	V _{IL} or V _{IH}										V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	
			4	4.5	—	—	0.26	—	0.33	—	0.4											
			5.2	6	—	—	0.26	—	0.33	—	0.4											
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	
Quiescent Device Current (LSI)	I _{CC}	V _{CC} or Gnd		0	6	—	—	50	—	500	—	1000	V _{CC} or Gnd	5.5	—	—	50	—	500	—	1000	
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{CC} *											V _{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490		
3-State Leakage Current	I _{OZ}	V _{IL} or V _{IH}	V _O =V _{CC} or Gnd	6	—	—	±0.5	—	±5	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10		

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
\overline{OE}	1
SI, \overline{SO} , MR	1.5
D _n	0.75

* Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC7030 CD54/74HCT7030

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	C _L (pF)	TYPICAL		UNITS	
		HC	HCT		
Propagation Delay $\overline{M}\overline{R}$ to DIR, DOR S \overline{O} to Q _n SI to DIR S \overline{O} to DOR	15			ns	
		t _{PLH}	21		26
		t _{PHL}	36		40
		t _{PHL}	20		21
Maximum SI, S \overline{O} Frequency	15	33	29	MHz	
Power Dissipation Capacitance *	C _{PD}	660	660	pF	

* C_{PD} is used to determine the dynamic power consumption, per package.

P_D = C_{PD} V_{CC}²f_i + Σ (C_L V_{CC}²f_o) where: f_i = input frequency C_L = output load capacitance
 f_o = output frequency V_{CC} = supply voltage

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS V _{CC} (V)	LIMITS												UNITS	
		+25° C				-40° C to +85° C				-55° C to +125° C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SI Pulse Width HIGH or LOW Fig. 4	t _w	2	50	—	—	—	65	—	—	—	75	—	—	—	ns
		4.5	10	—	12	—	13	—	15	—	15	—	18	—	
		6	9	—	—	—	11	—	—	—	13	—	—	—	
S \overline{O} Pulse Width HIGH or LOW Fig. 7	t _w	2	100	—	—	—	125	—	—	—	150	—	—	—	ns
		4.5	20	—	15	—	25	—	19	—	30	—	22	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
DIR Pulse Width HIGH Fig. 5	t _w	2	50	145	—	—	—	180	—	—	—	220	—	—	ns
		4.5	10	29	13	37	—	36	—	46	—	44	—	56	
		6	9	25	—	—	—	31	—	—	—	38	—	—	
DOR Pulse Width HIGH Fig. 8	t _w	2	50	145	—	—	—	180	—	—	—	220	—	—	ns
		4.5	10	29	12	35	—	36	—	44	—	44	—	53	
		6	9	29	—	—	—	31	—	—	—	38	—	—	
M \overline{R} Pulse Width LOW Fig. 6	t _w	2	70	—	—	—	90	—	—	—	105	—	—	—	ns
		4.5	14	—	18	—	18	—	23	—	21	—	27	—	
		6	12	—	—	—	15	—	—	—	18	—	—	—	
Removal Time M \overline{R} to SI Fig. 13	t _{REM}	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	18	—	20	—	23	—	24	—	27	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Setup Time D _n to SI Fig. 11	t _{SU}	2	-35	—	—	—	-45	—	—	—	-55	—	—	—	ns
		4.5	-7	—	-8	—	-9	—	-10	—	-11	—	-12	—	
		6	-6	—	—	—	-8	—	—	—	-9	—	—	—	
Hold Time D _n to SI Fig. 11	t _H	2	110	—	—	—	140	—	—	—	165	—	—	—	ns
		4.5	22	—	22	—	28	—	28	—	33	—	33	—	
		6	19	—	—	—	24	—	—	—	28	—	—	—	
Maximum Clock Pulse Frequency SI, S \overline{O} (Burst Mode or Using Flags) Figs. 4, 7, 9 and 10	f _{MAX}	2	3.6	—	—	—	2.8	—	—	—	2.4	—	—	—	MHz
		4.5	18	—	15	—	14	—	12	—	12	—	10	—	
		6	21	—	—	—	16	—	—	—	14	—	—	—	
Maximum Clock Pulse Frequency SI, S \overline{O} (Cascaded) Figs. 4 and 7	f _{MAX}	2	2.8	—	—	—	2.2	—	—	—	1.8	—	—	—	MHz
		4.5	14	—	13	—	11	—	10	—	9.2	—	7.8	—	
		6	17	—	—	—	13	—	—	—	11	—	—	—	

CD54/74HC7030

CD54/74HCT7030

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	TEST CONDITIONS V_{CC} (V)	LIMITS												UNITS	
		+25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Propagation Delay $\overline{M}R$ to DIR, DOR Fig. 6	t_{PHL}	2	—	210	—	—	—	265	—	—	—	315	—	—	ns
	t_{PLH}	4.5	—	42	—	51	—	53	—	53	—	63	—	63	
		6	—	36	—	—	—	45	—	—	—	54	—	—	
Propagation Delay SI to DIR Fig. 4	t_{PLH}	2	—	235	—	—	—	295	—	—	—	355	—	—	ns
		4.5	—	47	—	49	—	59	—	61	—	71	—	74	
		6	—	40	—	—	—	50	—	—	—	60	—	—	
Propagation Delay $\overline{S}O$ to DOR Fig. 7	t_{PHL}	2	—	315	—	—	—	395	—	—	—	475	—	—	ns
		4.5	—	63	—	67	—	79	—	84	—	95	—	101	
		6	—	50	—	—	—	63	—	—	—	76	—	—	
Propagation Delay DOR to Q_n Fig. 8	t_{PHL}	2	—	35	—	—	—	45	—	—	—	55	—	—	ns
	t_{PLH}	4.5	—	7	—	22	—	9	—	28	—	11	—	33	
		6	—	6	—	—	—	8	—	—	—	9	—	—	
Propagation Delay $\overline{S}O$ to Q_n Fig. 12	t_{PHL}	2	—	345	—	—	—	430	—	—	—	520	—	—	ns
	t_{PLH}	4.5	—	69	—	78	—	86	—	98	—	104	—	117	
		6	—	55	—	—	—	69	—	—	—	83	—	—	
Propagation Delay Ripple through Delay SI to DOR Fig. 8	t_{PLH}	2	—	8	—	—	—	10	—	—	—	12	—	—	μs
		4.5	—	1.6	—	1.6	—	2	—	2	—	2.4	—	2.4	
		6	—	1.3	—	—	—	1.6	—	—	—	1.9	—	—	
Propagation Delay Ripple through Delay $\overline{S}O$ to DIR Fig. 5	t_{PLH}	2	—	10	—	—	—	12.5	—	—	—	15	—	—	μs
		4.5	—	2	—	2	—	2.5	—	2.5	—	3	—	3	
		6	—	1.6	—	—	—	2	—	—	—	2.4	—	—	
3-State Output Enable $\overline{O}E$ to Q_n Fig. 14	t_{PZH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PZL}	4.5	—	35	—	35	—	44	—	44	—	53	—	53	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
3-State Output Disable $\overline{O}E$ to Q_n Fig. 14	t_{PHZ}	2	—	150	—	—	—	190	—	—	—	225	—	—	ns
	t_{PLZ}	4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		6	—	26	—	—	—	33	—	—	—	38	—	—	
Output Transition Time Standard Outputs Fig. 12	t_{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{TLH}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance C_o	—	—	15	—	15	—	15	—	15	—	15	—	15		

CD54/74HC7030

CD54/74HCT7030

FUNCTIONAL DESCRIPTION

Data Input

Following power-up, the Master-Reset (\overline{MR}) input is pulsed LOW to clear the FIFO memory. The Data-In-Ready flag ($DIR = HIGH$) indicates that the FIFO input stage is empty and ready to receive data. When DIR is valid ($HIGH$), data present at D_0 to D_6 can be shifted-in using the SI control input. With $SI = HIGH$, data is shifted into the input stage and a busy indication is given by DIR going LOW.

The data remains at the first location in the FIFO until SI is set to LOW. With $SI = LOW$ the data moves through the FIFO to the output stage, or to the last empty location. If the FIFO is not full after the SI pulse, DIR again becomes valid ($HIGH$) to indicate that space is available in the FIFO. The DIR flag remains LOW if the FIFO is full (see Fig. 6).

With the FIFO full, SI can be held LOW until a Shift-Out (\overline{SO}) pulse occurs. Then, following a Shift-Out of data, an empty location appears at the FIFO input and DIR goes HIGH to allow the next data to be Shifted-In (this data remains at the first FIFO location until SI again goes LOW) (see Fig. 5).

Data Transfer

After data has been transferred from the input stage to the FIFO following $SI = LOW$, the data moves through the FIFO asynchronously and is stacked at the output end of the register. Empty locations appear at the input end of the FIFO as the data moves through the device.

Data Output

The Data-Out Ready flag ($DOR = HIGH$) indicates that there is valid data at the output (Q_0 to Q_6). The initial Master-Reset at power on ($\overline{MR} = LOW$) sets DOR to LOW (see Fig. 6).

After $\overline{MR} = HIGH$, data shifted onto the FIFO moves through to the output stage causing DOR to go HIGH.

As the DOR flag goes HIGH, data can be shifted-out using the \overline{SO} control input. With $\overline{SO} = HIGH$, data in the output stage is shifted out and a busy indication is given by DOR going LOW. When \overline{SO} is made LOW, data moves through

the FIFO to fill the output stage and an empty location appears at the input stage. When the output stage is filled DOR goes HIGH, but if the last of the valid data has been shifted out leaving the FIFO empty the DOR flag remains LOW (see Fig. 11). With the FIFO empty, the last word that was shifted-out is latched at the output Q_0 to Q_6 .

With the FIFO empty, the \overline{SO} input can be held HIGH until the SI control input is used. Following an SI pulse, data moves through the FIFO to the output stage, resulting in the DOR flag pulsing HIGH and a Shift-Out of data occurring. The \overline{SO} control must be made LOW before additional data can be shifted out (see Fig. 8).

High-Speed Burst Mode


If it is assumed that the Shift-In/Shift-Out pulses are not applied until the respective status flags are valid, it follows that the Shift-In/Shift-Out rates are determined by the status flags. However, without the status flags a high-speed burst-mode can be implemented. In this mode, the burst-in/burst-out rates are determined by the pulse-widths of the Shift-In/Shift-Out inputs and burst rates of 40 MHz can be obtained. Shift pulses can be applied without regard to the status flags but Shift-In pulses that would overflow the storage capacity of the FIFO are not allowed (see Fig. 9 and 10).

Expanded Format

With the addition of a logic gate, the FIFO is easily expanded to increase word length (see Fig. 19). The basic operation and timing are identical to a single FIFO, with the exception of an additional gate delay on the flag outputs. Word length can be expanded beyond the 18-bits x 64 words configuration shown in Fig. 15.

The "7030" is easily cascaded to increase the word capacity and no external components are needed. In the cascaded configuration, all necessary communications and timing are performed by the FIFOs themselves. The inter-communications speed is determined by the minimum flag pulse widths and the flag delays. The data rate of cascaded devices is typically 25 MHz. Word-capacity can be expanded to and beyond 128-words x 9-bits (see Fig. 16).

AC WAVEFORMS



The above waveforms show the SI input to DIR output propagation delay times; the SI , DIR pulse widths; and the SI maximum pulse-frequency.

Fig. 4 - Shift-In sequence timing waveforms (FIFO empty to FIFO full).


TEST VOLTAGES FOR FIGS. 4 TO 14.

TEST VOLTAGE	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

NOTES:

1. DIR initially HIGH; FIFO is prepared for valid data.
2. SI set HIGH; data loaded into input stage.
3. DIR drops LOW, input stage busy.
4. SI set LOW; data from first location "ripple through".
5. DIR goes HIGH, status flag indicates FIFO prepared for additional data.
6. Repeat process to load 2nd word through to 64th word into FIFO.
7. DIR remains LOW; with attempt to shift into full FIFO, no data transfer occurs.

CD54/74HC7030 CD54/74HCT7030




The above waveforms show bubble-up delay, $\overline{S0}$ input to DIR output and DIR output pulse-width.

Fig. 5 - Bubble-up delay timing waveforms.

NOTES:

1. FIFO is initially full, shift-in is held HIGH.
2. $\overline{S0}$ pulse; data in the output stage is unloaded, bubble-up process of empty location begins.
3. DIR HIGH; when empty location reaches input stage, flag indicates FIFO is prepared for data input.
4. DIR goes LOW; data shift-in to empty location is complete, FIFO is full again.
5. SI brought LOW; necessary to complete shift-in process, DIR remains LOW, because FIFO is full.

92CS-42864




The above waveforms show \overline{MR} input to DIR; DOR output propagation delay times and the \overline{MR} pulse-width.

Fig. 6 - \overline{MR} input timing waveforms.

NOTES:

1. DIR LOW, output ready HIGH; assume FIFO is full.
2. \overline{MR} pulse LOW; clears FIFO.
3. DIR goes HIGH; flag indicates input prepared for valid data.
4. DOR drops LOW; flag indicates FIFO empty.

92CS-42866



The above waveforms show the $\overline{S0}$ input to DOR output propagation delay times, the $\overline{S0}$, DOR pulse-widths, and $\overline{S0}$ maximum pulse frequency.


Fig. 7 - $\overline{S0}$ input timing waveforms.
(FIFO full to FIFO empty)

NOTES:

1. DOR HIGH; no data transfer in progress, valid data is present at output stage.
2. $\overline{S0}$ set HIGH; results in DOR going LOW.
3. DOR drops LOW; output stage busy.
4. $\overline{S0}$ set LOW; data in the input stage is unloaded, and new data replaces it as empty location bubbles-up to input stage.
5. DOR goes HIGH; transfer process completed, valid data present at output.
6. Repeat process to unload the 3rd through to the 64th word from FIFO after the specified propagation delay times.
7. DOR remains LOW; FIFO is empty.

92CS-42863

CD54/74HC7030 CD54/74HCT7030




NOTES:

1. FIFO is initially empty, $\overline{S0}$ is held HIGH.
2. SI pulse; loads data into FIFO and initiates ripple through process.
3. Output transition; data arrives at output stage (after specified propagation delay times between rising edge of the DOR pulse to Q_n output).
4. DOR HIGH; DOR flag signals the arrival of valid data at the output stage.
5. DOR goes LOW; data shift-out is complete, FIFO is empty again.
6. $\overline{S0}$ set LOW, necessary to complete shift-out process. DOR remains LOW, because FIFO is empty.

The above waveforms show ripple-through delay times, SI input to DOR output, DOR output pulse-width, and propagation delay times from the DOR pulse-width to the Q_n output.

Fig. 8 - Ripple-through delay timing waveforms.




NOTE:

In the high-speed mode, the burst-in rate is determined by the minimum Shift-In HIGH and Shift-In LOW specifications. The DIR status flag is a don't care condition, and a Shift-In pulse can be applied regardless of the flag. An SI pulse which would overflow the storage capacity of the FIFO is not permitted.

The above waveforms show SI minimum pulse-width and SI maximum pulse frequency, in high-speed Shift-In burst mode.

Fig. 9 - SI pulse-width timing waveforms.



NOTE:


In the high-speed mode, the burst-out rate is determined by the minimum Shift-Out HIGH and Shift-Out LOW specifications. The DOR flag is a don't care condition and an $\overline{S0}$ pulse can be applied regardless of the flag.

The above waveforms show $\overline{S0}$ minimum pulse-width and maximum pulse frequency, in high-speed, Shift-Out burst mode.

Fig. 10 - $\overline{S0}$ pulse-width timing waveforms.

CD54/74HC7030



CD54/74HCT7030



NOTE:
The shaded areas indicate when the input is permitted to change for predictable output performance.

The above waveforms show hold and set-up times for D_n and SI input.

Fig. 11 - Hold and set-up timing waveforms.




The above waveforms show $\overline{S0}$ input to Q_n output, propagation delay times, and output transition times.

The above waveforms show \overline{MR} output and SI input removal time.

Fig. 12 - Propagation delay and transition timing waveforms.

Fig. 13 - Removal timing waveforms.



The above waveforms show the 3-state enable and disable times for input \overline{OE} .

Fig. 14 - 3-state enable and disable timing waveforms.

CD54/74HC7030 CD54/74HCT7030

Application Information on Expanded Format

Fig. 16 shows two FIFOs connected in cascade. The obtained capacity is 128 words of 9 bits.

Fig. 17 shows the signals on the nodes of both FIFOs at the application of one Shift-In pulse when the FIFOs are initially empty. After a ripple through delay, data arrives at the output of FIFO A. As $\overline{SO}(A)$ is HIGH at this time instant a DOR(A) pulse is generated. The width of this DOR(A) pulse and the timing between the rising edge of this pulse and the signal change of $Q_n(A)$ meets the requirement of SI(B) and $D_n(B)$ of FIFO B. After a second ripple through delay data arrives at the output of FIFO B ($Q_n(B)$).

Fig. 18 shows the signals on these nodes after the application of an $\overline{SO}(B)$ pulse when both FIFOs are initially full. After a bubble-up delay a DIR(B) pulse is generated that serves as a $\overline{SO}(A)$ pulse for FIFO A. One word is transferred from the output of FIFO A to the input of FIFO B. The width of DIR(B) meets the requirements of the $\overline{SO}(A)$ pulse of FIFO A. After a second bubble-up delay an empty space arrives at $D_n(A)$ at which time instant DIR(A) goes HIGH.

Fig. 19 shows the waveforms at all external nodes of these two registers during a complete Shift-In and Shift-Out sequence.




Fig. 15 - Functional diagram of expanded FIFO for increased word length - 64-words x 18-bits.

NOTE:
The 7030 is easily expanded to increase word length. Composite DIR and DOR flags are forced with the addition of an AND gate. The basic operation and timing are identical to a single FIFO, with the exception of an added gate delay for the flags.





Fig. 16 - Functional diagram of cascaded FIFOs for increased word capacity - 128-words x 9-bits.

NOTE:
The 7030 is easily cascaded to increase word capacity without any external circuitry. In cascaded format, all necessary communications are handled by the FIFOs. Fig. 19 demonstrates the intercommunication timing between FIFO A and FIFO B. Figs. 17 and 18 gives an overview of pulses and timing of two cascaded FIFOs, when shifted full and shifted empty again.

CD54/74HC7030 CD54/74HCT7030




92CS-42874

Fig. 17 - FIFO to FIFO communications timing waveforms, input timing under empty condition.

NOTES:

1. FIFO(A) and (B) initially empty, $\overline{SO}(A)$ held HIGH in anticipation of data.
2. Load one word into FIFO(A) SI pulse applied, results in DIR pulse.
3. DOR(A) and SI(B) pulse HIGH; (ripple through delay after SI(A) LOW) data is unloaded from FIFO(A) as a result of the data output ready pulse, data is shifted into FIFO(B).
4. Data-out(A)/data-in(B) transition; valid data arrives at FIFO(A) output stage simultaneously with DOR flag, meeting data input set-up requirements of FIFO(B).
5. DIR(B) and $\overline{SO}(A)$ go LOW; flag indicates input stage of FIFO(B) is busy, shift-out of FIFO(A) is complete.
6. DIR(B) and $\overline{SO}(B)$ go HIGH: automatically, input stage of FIFO(B) is again able to receive data, \overline{SO} is held HIGH in anticipation of additional data.
7. DOR(B) goes HIGH; (ripple through delay after SI(B) LOW) valid data is present one propagation delay-time later at the FIFO(B) output stage.



92CS-42875

Fig. 18 - FIFO to FIFO communications timing waveforms, output timing under full condition.

NOTES:

1. FIFO(A) and (B) initially full, SI(B) held HIGH in anticipation of shifting in new data as empty location bubbles-up.
2. Unload one word from FIFO(B); \overline{SO} pulse applied, results in DOR pulse.
3. DIR(B) and $\overline{SO}(A)$ pulse HIGH; (bubble-up delay after $\overline{SO}(B)$ LOW) data is loaded into FIFO(B) as a result of the DIR pulse, data is shifted out of FIFO(A).
4. DOR(A) and SI(B) go LOW; flag indicates the output stage of FIFO A is busy, shift-in to FIFO(B) is complete.
5. DOR(A) and SI(B) go HIGH; flag indicates valid data is again available at FIFO(A) output stage, SI(B) is held HIGH, awaiting bubble-up of empty location.
6. DIR(A) goes HIGH; (bubble-up delay after $\overline{SO}(A)$ LOW) an empty location is present at input stage of FIFO(A).

CD54/74HC7030

CD54/74HCT7030




Fig. 19 - Function and intercommunication timing waveforms between two cascaded FIFOs (see Fig. 16 for corresponding pin description).

NOTES:

Sequence 1:

Both FIFOs are empty shift-in process starts.

After a \overline{MR} pulse has been applied FIFO A and FIFO B are both empty. The DOR flag of both FIFOs become LOW because no valid data is present at the outputs. The DIR flags are set HIGH because the FIFOs are ready to accept data, \overline{SO} (B) is held HIGH and two SI(A) pulses are applied (see instant 1). These pulses allow two data words to ripple through to the output stage of FIFO A, and they are loaded into FIFO B (see instant 2). When data arrives at the output of FIFO B, a DOR(B) pulse is generated (see instant 3). When at instant 4, \overline{SO} (B) is turned LOW the first bit is shifted out and the second bit ripples to the output after which DOR(B) becomes HIGH.

Sequence 2:

FIFO B runs full.

After a \overline{MR} pulse, a series of 64 SI pulses are applied by which 64 words are shifted in. Finally DIR(B) remains LOW because FIFO B is full (see instant 5). DOR(A) ends up LOW because FIFO A is again empty.

Sequence 3:

FIFO A runs full.

When 65 words are shifted in, DOR(A) remains HIGH because valid data remains at the output stage of FIFO A. After this Q_n (A) remains HIGH being the polarity of the applied 65th data word (see instant 6). After the 128th SI pulse DIR(A) remains LOW because both FIFOs are full (see instant 7). At additional SI pulses no data transfer occurs.

Sequence 4:

Both FIFOs are full shift out process starts.

SI(A) held HIGH and two \overline{SO} (B) pulses are applied (see instant 8). These pulses shift out two words and thus allow two empty locations to bubble up to the input stage of FIFO B, and then proceeding their way to FIFO A (see instant 9). When the first empty location arrives at the input of FIFO A a new word is shifted in immediately during which a DIR(A) pulse is generated (see instant 10). When at instant 11, SI is turned down the second empty location reaches the input after which DIR(A) remains HIGH.

Sequence 5:

FIFO A runs empty.

FIFO A contains 63 valid words now, because in sequence 4 two words were shifted out and one was shifted in again. An additional series of \overline{SO} (B) pulses is applied. After 63 \overline{SO} (B) pulses all words from FIFO A are shifted into FIFO B, DOR(A) remains LOW (see instant 12).

Sequence 6:


FIFO B runs empty.

After the next \overline{SO} (B) pulse, DIR(B) remains HIGH, because the input stage of FIFO B is empty now (see instant 13). After another 63 \overline{SO} (B) pulses, DOR(B) remains LOW, because both FIFOs are empty again (see instant 14). Additional \overline{SO} (B) pulses don't result in a transfer of information, but the last word remains available at the output Q_n .

CD54/74HC7038 CD54/74HCT7038

File Number 1872

High-Speed CMOS Logic



TERMINAL ASSIGNMENT

9-Bit Bus Transceiver With Latch

Type Features:

- 48 mA sink current
- Inverting and non-inverting data paths
- Open drain outputs
- Interface compatible with SCSI, multibus, and VME bus specifications

The RCA-CD54/74HC7038 and the CD54/74HCT7038 are high-speed CMOS 9-bit bidirectional transceivers with input data latch and data polarity selection capability. These data-bus interface products are intended for two-way asynchronous communications between data buses. The 48 mA output sink current meets the drive requirements for the SCSI/Q-02, multibus, and VME bus specifications. The HC/HCT7038 devices feature the low power consumption of standard CMOS circuits and the speed and drive capabilities of LSTTL and TTL circuits.

The CD54/74HC7038 and CD54/74HCT7038 allow transmission and internal latch storage of 9 bits of positive or negative logic data from the "A" bus to the "B" bus. A low level on the Latch Enable input (\overline{LE}) stores "A" bus data in a 9 bit latch. When \overline{LE} is a high level, the latch is transparent and data flows from "A" to "B". The "B" bus output data drivers are open drain N-MOS transistors that allow the "B" bus high logic state level to be set by the B bus termination network which may be the SCSI/Q-02 (220/330 ohm) or

multibus/VME (dual 330/470 ohm) terminations. B-bus data may be transferred to the A-bus via appropriate \overline{OE} control levels as shown in the Function Table.

Data polarity may be reversed in either direction as shown in the Function Table.

For the HC types, A-bus ports and control are compatible with CMOS logic levels. For the HCT types, the A-bus ports and control are compatible with CMOS or TTL logic levels. For both types, the B-bus ports are compatible with only TTL levels; the TTL high-logic-level must be set by the external bus termination network.

The CD54HC7038 and CD54HCT7038 are supplied in 24-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC7038 and CD74HCT7038 are supplied in 24-lead dual-in-line narrow body plastic packages (EN suffix) and in 24-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

FUNCTION TABLE

CONTROL INPUTS			OPERATION
$\overline{OE} A \rightarrow B$	$\overline{OE} B \rightarrow A$	POLARITY	
L	H	H	A_n to \overline{B}_n
L	H	L	A_n to B_n
H	L	H	B Data to A
H	L	L	B Data to \overline{A}
H	H	X	Isolation

When $\overline{LE} = L$ "A" data is latched

When $\overline{LE} = H$ latch is transparent

H = High Level; L = Low Level; X = Irrelevant

CD54/74HC7038 CD54/74HCT7038

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (for $V_i < 0$ V or $V_i > V_{CC} + 0.5$ V)	± 20 mA
DC INPUT VOLTAGE, V_i	-0.5 to $V_{CC} + 0.5$ V
DC OUTPUT DIODE CURRENT, I_{OK} (for $V_o < 0$ V or $V_o > V_{CC} + 0.5$ V)	± 20 mA
DC OUTPUT VOLTAGE, V_o	-0.5 to $V_{CC} + 0.5$ V
DC DRAIN CURRENT, PER OUTPUT, I_o , A SIDE	± 35 mA
B SIDE	± 50 mA
DC VCC CURRENT, I_{CC}	+200 mA
DC GROUND CURRENT, I_{GND}	-450 mA
STORAGE TEMPERATURE (T_{stg})	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	+300°C




Fig. 1 - Logic block diagram.

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range) V_{CC} : *	4.5	5.5	V
DC Input or Output Voltage, V_i, V_o	0	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t_r, t_f :	0	500	ns

* Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC7038

CD54/74HCT7038

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC7038/CD54HC7038									CD74HCT7038/CD54HCT7038									UNITS
	TEST CONDITIONS			74HC/54HC TYPE		74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE		
	V _I V	I _O mA	V _{CC} V	+25°C		-40/+85°C		-55/+125°C		V _I V	V _{CC} V	+25°C			-40/+85°C		-55/+125°C		
				Min.	Max.	Min.	Max.	Min.	Max.			Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
High-Level Input Voltage V _{IH}			4.5 to 5.5	0.7 V _{CC}	—	0.7 V _{CC}	—	0.7 V _{CC}	—	—	4.5 to 5.5	2	—	—	2	—	2	—	V
Low-Level Input Voltage V _{IL}			4.5 to 5.5	—	0.3 V _{CC}	—	0.3 V _{CC}	—	0.3 V _{CC}	—	4.5 to 5.5	—	—	0.8	—	0.8	—	0.8	V
High-Level Output Voltage "A" Side V _{OH}	V _{IL}	-0.02	4.5	4.4	—	4.4	—	4.4	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	V
	V _{IH}	-6	4.5	3.98	—	3.84	—	3.7	—	V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	
Low-Level Output Voltage "A" Side V _{OL}	V _{IL}	0.02	4.5	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	V
	V _{IH}	6	4.5	—	0.26	—	0.33	—	0.4	V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	
"B" Side	V _{IL}	0.02	4.5	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	V
	V _{IH}	48	4.5	—	0.31	—	0.4	—	0.46	V _{IH}	4.5	—	—	0.31	—	0.4	—	0.46	
Input Leakage Current I _I	V _{IO} = V _{CC} or Gnd		5.5	—	±0.5	—	±5	—	±10	V _{IO} = V _{CC} or Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0	5.5	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC}										V _I =2.4V Other Inputs: at V _{CC} or Gnd I _O = 0	5.5	—	100	390	—	450	—	490	μA
3-State Leakage Current I _{OZ}	V _{IL} or V _{IH}		5.5	—	±0.5	—	±5	—	±10	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5	—	±10	μA

HCT Input Loading Table

Input	Unit Loads
All	1

CD54/74HC7038

CD54/74HCT7038

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{ C}$, Input $t_r, t_f = 6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL		UNITS
		HC	HCT	
Propagation Delay A → B	15	18	18	ns
A → \overline{B}		17	17	
B → A		15	15	
B → \overline{A}		11	14	
		9	10	

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS	LIMITS												UNITS			
		+25°C				-40°C to +85°C				-55°C to +125°C							
		HC		HCT		74HC		74HCT		54HC		54HCT					
V_{CC} (V)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.					
\overline{LE} Pulse Width	t_w	2	60	—	—	—	—	75	—	—	—	—	90	—	—	—	ns
		4.5	12	—	12	—	—	15	—	15	—	—	18	—	18	—	
		6	10	—	—	—	—	13	—	—	—	—	15	—	—	—	
Set-up Time Data to \overline{LE}	t_{su}	2	35	—	—	—	—	45	—	—	—	—	55	—	—	—	ns
		4.5	7	—	7	—	—	9	—	9	—	—	11	—	11	—	
		6	6	—	—	—	—	8	—	—	—	—	9	—	—	—	
Hold Time Data to \overline{LE}	t_H	2	35	—	—	—	—	45	—	—	—	—	55	—	—	—	ns
		4.5	7	—	7	—	—	9	—	9	—	—	11	—	11	—	
		6	6	—	—	—	—	8	—	—	—	—	9	—	—	—	


CD54/74HC7038

CD54/74HCT7038

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, input $t_r, t_f = 6$ ns)


CHARACTERISTIC	TEST CONDITIONS	V_{CC} (V)	LIMITS												UNITS	
			+25°C				-40°C to +85°C				-55°C to +125°C					
			HC		HCT		74HC		74HCT		54HC		54HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay	t_{PLZ}	2	—	220	—	—	—	275	—	—	—	—	330	—	—	ns
	t_{PZL}	4.5	—	44	—	44	—	55	—	55	—	66	—	66		
	A to B	6	—	37	—	—	—	47	—	—	—	56	—	—		
A to \bar{B}	t_{PLZ}	2	—	200	—	—	—	250	—	—	—	300	—	—		
	t_{PZL}	4.5	—	40	—	40	—	50	—	50	—	60	—	60		
		6	—	34	—	—	—	43	—	—	—	51	—	—		
$\bar{L}E$ to $\bar{B}n$	t_{PLZ}	2	—	180	—	—	—	225	—	—	—	270	—	—		
	t_{PZL}	4.5	—	36	—	36	—	45	—	45	—	54	—	54		
		6	—	31	—	—	—	38	—	—	—	46	—	—		
Polarity Low	t_{PLZ}	2	—	260	—	—	—	325	—	—	—	390	—	—		
	t_{PZL}	4.5	—	52	—	52	—	65	—	65	—	78	—	78		
		6	—	44	—	—	—	55	—	—	—	66	—	—		
Polarity High	t_{PLZ}	2	—	230	—	—	—	290	—	—	—	345	—	—		
	t_{PZL}	4.5	—	46	—	46	—	58	—	58	—	69	—	69		
		6	—	39	—	—	—	49	—	—	—	59	—	—		
$\bar{O}E$ A → B Disable	t_{PLZ}	2	—	170	—	—	—	215	—	—	—	255	—	—		
	t_{PZL}	4.5	—	34	—	34	—	43	—	43	—	51	—	51		
		6	—	29	—	—	—	37	—	—	—	43	—	—		
Enable	t_{PZL}	2	—	170	—	—	—	215	—	—	—	255	—	—		
	t_{PHL}	4.5	—	34	—	34	—	43	—	43	—	51	—	51		
		6	—	29	—	—	—	37	—	—	—	43	—	—		
B to A	t_{PLH}	2	—	140	—	—	—	175	—	—	—	210	—	—		
	t_{PHL}	4.5	—	28	—	28	—	35	—	35	—	42	—	42		
		6	—	24	—	—	—	30	—	—	—	36	—	—		
B to \bar{A}	t_{PLH}	2	—	120	—	—	—	150	—	—	—	180	—	—		
	t_{PHL}	4.5	—	24	—	26	—	30	—	33	—	36	—	39		
		6	—	20	—	—	—	26	—	—	—	31	—	—		
$\bar{O}E$ B → A Disable	t_{PLZ}	2	—	185	—	—	—	230	—	—	—	280	—	—		
	t_{PHZ}	4.5	—	37	—	37	—	46	—	46	—	56	—	56		
	t_{PZH}	6	—	31	—	—	—	39	—	—	—	48	—	—		
Enable	t_{PZL}	2	—	175	—	—	—	220	—	—	—	265	—	—		
	t_{PZH}	4.5	—	35	—	35	—	44	—	44	—	53	—	53		
		6	—	30	—	—	—	39	—	—	—	45	—	—		

CD54/74HC7038 CD54/74HCT7038




92CS-40652

Fig. 2 - Latch enable pulse width, setup and hold times.




92CS-40654

Fig. 3 - Transition times and propagation delay times, combination logic.



92CS-40653


Fig. 4 - Three-state propagation delay wave shapes and test circuit.



	V _{CC}	R _L
Side A	4.5 V	1k Ω
Side B	3 V	133 Ω

92CS-35129R2

	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _S	50% V _{CC}	1.3 V




92CS-40651

Fig. 5 - Recommended bus terminations.

CD54/74HC7046A CD54/74HCT7046A

File Number 1920



Phase-Locked Loop with VCO And Lock Detector


Type Features:

- Center frequency of 18 MHz (typ.) at $V_{CC} = 5\text{ V}$
- Choice of two phase comparators: Exclusive-OR, Edge-triggered JK flip-flop
- Excellent VCO frequency linearity
- VCO-inhibit control for ON/OFF keying and for low standby power consumption
- Minimal frequency drift
- Zero voltage offset due to op-amp buffer
- Operating power-supply voltage range: VCO section 3 V to 6 V; Digital section 2 V to 6 V

The RCA-CD54/74HC7046A and CD54/74HCT7046A high-speed silicon-gate CMOS devices, specified in compliance with JEDEC Standard No. 7A, are phase-locked-loop (PLL) circuits that contain a linear voltage-controlled oscillator (VCO), two-phase comparators (PC1, PC2), and a lock detector. A signal input and a comparator input are common to each comparator. The lock detector gives a HIGH level at pin 1 (LD) when the PLL is locked. The lock detector capacitor must be connected between pin 15 (CLD) and pin 8 (Gnd). For a frequency range of 100 kHz to 10 MHz, the lock detector capacitor should be 1000 pF to 10 pF, respectively.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 7046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

The CD54HC7046A and CD54HCT7046A are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC7046A and CD74HCT7046A are supplied in 16-lead plastic dual-in-line packages (E suffix) and in 16-lead small-outline plastic dual-in-line packages (M suffix). Both types are also available in chip form (H suffix).



Applications:

- FM modulation and demodulation
- Frequency synthesis and multiplication
- Frequency discrimination
- Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control
- For additional information, refer to application note, ICAN-8823.

Family Features:

- Fanout (over temperature range); Standard outputs - 10 LSTTL loads; Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range: CD74HC/HCT: -40 to +125°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source: Philips/Signetics
- CD54HC/CD74HC types: 2 V to 6 V operation; High noise immunity: $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ; @ $V_{CC}=5\text{ V}$
- CD54HCT/CD74HCT types: 4.5 V to 5.5 V operation; Direct LSTTL input logic compatibility: $V_{IL}=0.8\text{ V max.}$, $V_{IH}=2\text{ V min.}$; CMOS input compatibility: $I_{L1} \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}

CD54/74HC7046A

CD54/74HCT7046A

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):	
(Voltages referenced to ground) -0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_I < -0.5$ V OR $V_I > V_{CC} + 0.5$ V) ± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_O < -0.5$ V OR $V_O > V_{CC} + 0.5$ V) ± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_O) (FOR -0.5 V $< V_O < V_{CC} + 0.5$ V) ± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+100^\circ$ C (PACKAGE TYPE E) 500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F,H) 500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F,H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE F,H -55 to $+125^\circ$ C
PACKAGE TYPE E,M -40 to $+125^\circ$ C
STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tips only $+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, V_I, V_O	0	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	$+125$	$^\circ$ C
CD54 Types	-55	$+125$	$^\circ$ C
Input Rise and Fall Times, t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	


*Unless otherwise specified, all voltages are referenced to Ground.

PIN DESCRIPTION

Pin No.	Symbol	Name and Function
1	LD	Lock Detector output (active high)
2	PC1 _{OUT}	Phase Comparator 1 output
3	COMP _{IN}	Comparator input
4	VCO _{OUT}	VCO output
5	INH	Inhibit input
6	C1 _A	Capacitor C1 connection A
7	C1 _B	Capacitor C1 connection B
8	Gnd	Ground (0 V)

Pin No.	Symbol	Name and Function
9	VCO _{IN}	VCO input
10	DEM _{OUT}	Demodulator output
11	R ₁	Resistor R1 connection
12	R ₂	Resistor R2 connection
13	PC2 _{OUT}	Phase Comparator 2 output
14	SIG _{IN}	Signal input
15	C _{LD}	Lock Detector Capacitor input
16	V_{CC}	Positive Supply Voltage

CD54/74HC7046A CD54/74HCT7046A



92CM-43257

Fig. 1 - Logic diagram.

GENERAL DESCRIPTION

VCO

The VCO requires one external capacitor C1 (between C1A and C1B) and one external resistor R1 (between R1 and Gnd) or two external resistors R1 and R2 (between R1 and Gnd, and R2 and Gnd). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required. See logic diagram, Fig. 1.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEM_{OUT}). In contrast to conventional techniques where the DEM_{OUT} voltage is one threshold voltage lower than the VCO input voltage, here the DEM_{OUT} voltage equals that of the VCO input. If DEM_{OUT} is used, a load resistor (R_s) should be connected from DEM_{OUT} to Gnd; if unused, DEM_{OUT} should be left open. The VCO output (VCO_{OUT}) can be connected directly to the comparator input (COMP_{IN}), or connected via a frequency-divider. The VCO output signal has a guaranteed duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO, while a HIGH level disables the VCO to minimize standby power consumption.

Phase Comparators

The signal input (SIG_{IN}) can be directly coupled to the self-biasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

Phase Comparator 1 (PC1)

This is an Exclusive-OR network. The signal and comparator input frequencies (f_i) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple (f_r = 2f_i) is suppressed, is:

$$V_{\text{DEMOD}} = (V_{\text{CC}}/\pi) (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}})$$

where V_{DEMOD} is the demodulator output at pin 10; V_{DEMOD} = V_{PC1OUT} (via low-pass filter).

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (V_{DEMOD}), is the resultant of the phase differences of signals (SIG_{IN}) and the comparator input (COMP_{IN}) as shown in Fig. 2. The average of V_{DEM} is equal to ½ V_{CC} when there is no signal or noise at SIG_{IN}, and with this input the VCO oscillates at the center frequency (f₀). Typical waveforms for the PC1 loop locked at f₀ are shown in Fig. 3.

The frequency capture range (2f_c) is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range (2f_l) is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.

CD54/74HC7046A

CD54/74HCT7046A




Fig. 2 - Phase comparator 1: average output voltage vs input phase difference:

$$V_{\text{DEMOUT}} = V_{\text{PC1OUT}} = (V_{\text{CC}}/\pi) (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}});$$

$$\phi_{\text{DEMOUT}} = (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}}).$$




Fig. 3 - Typical waveforms for PLL using phase comparator 1, loop locked at f_0 .

Phase Comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG_{IN} and COMP_{IN} are not important. PC2 comprises two D-type flip-flops, control-gating and a 3-state output stage. The circuit functions as an up-down counter (Fig. 1) where SIG_{IN} causes an up-count and COMP_{IN} a down-count. The transfer function of PC2, assuming ripple ($f_r = f_i$) is suppressed, is:

$V_{\text{DEMOUT}} = (V_{\text{CC}}/4\pi) (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}})$ where V_{DEMOUT} is the demodulator output at pin 10; $V_{\text{DEMOUT}} = V_{\text{PC2OUT}}$ (via low-pass filter).

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 (V_{DEMOUT}), is the resultant of the phase differences of SIG_{IN} and COMP_{IN} as shown in Fig. 4. Typical waveforms for the PC2 loop locked at f_0 are shown in Fig. 5.

When the frequencies of SIG_{IN} and COMP_{IN} are equal but the phase of SIG_{IN} leads that of COMP_{IN} , the p-type output driver at PC2_{OUT} is held "ON" for a time corresponding to the phase difference (ϕ_{DEMOUT}). When the phase of SIG_{IN} lags that of COMP_{IN} , the n-type driver is held "ON".

When the frequency of SIG_{IN} is higher than that of COMP_{IN} , the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n- and p-type drivers are "OFF" (3-state). If the SIG_{IN} frequency is lower than the COMP_{IN} frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to PC2_{OUT} varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO input at pin 9 is a high impedance.




Fig. 4 - Phase comparator 2: average output voltage vs input phase difference:

$$V_{\text{DEMOUT}} = V_{\text{PC2OUT}} = (V_{\text{CC}}/4\pi) (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}});$$

$$\phi_{\text{DEMOUT}} = (\phi_{\text{SIGIN}} - \phi_{\text{COMPIN}}).$$




Fig. 5 - Typical waveforms for PLL using phase comparator 2, loop locked at f_0 .

Thus, for PC2, no phase difference exists between SIG_{IN} and COMP_{IN} over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p- and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG_{IN} , the VCO adjusts, via PC2, to its lowest frequency.

Lock Detector Theory of Operation

Detection of a locked condition is accomplished by a NOR gate and an envelope detector as shown in Fig. 6. When the PLL is in Lock, the output of the NOR gate is High and the lock detector output (Pin 1) is at a constant high level. As the loop tracks the signal on Pin 14 (signal in), the NOR gate outputs pulses whose widths represent the phase differences between the VCO and the input signal. The time between pulses will be approximately equal to the time constant of the VCO center frequency. During the rise time of the pulse, the diode across the 1.5-k Ω resistor is forward biased and the time constant in the path that charges the lock detector capacitor is

$$T = (150 \Omega \times C_{\text{LD}}).$$

During the fall time of the pulse the capacitor discharges through the 1.5 k Ω and the 150- Ω resistors and the channel resistance of the n-device of the NOR gate to ground

$$(T = (1.5 \text{ k}\Omega + 150 \Omega + R_{\text{n-channel}}) \times C_{\text{LD}}).$$

The waveform present at the capacitor resembles a sawtooth as shown in Fig. 7. The lock detector capacitor value is determined by the VCO center frequency. The typical range of capacitor for a frequency of 10 MHz is about 10 pF and for a frequency of 100 kHz is about 1000 pF. The chart in Fig. 8 can be used to select the proper lock detector tracking capacitor value. As long as the loop remains locked and tracking, the

CD54/74HC7046A CD54/74HCT7046A

level of the sawtooth will not go below the switching threshold of the Schmitt-trigger inverter. If the loop breaks lock, the width of the error pulse will be wide enough to allow the sawtooth waveform to go below threshold and a level change at the output of the Schmitt trigger will indicate a loss of lock, as shown in Fig. 9. The lock detector capacitor also acts to filter out small glitches that can occur when the loop is either seeking or losing lock.

Note:

When using phase comparator 1, the detector will only indicate a lock condition on the fundamental frequency and not on the harmonics, which PC1 will also lock on. If a detection of lock is needed over the harmonic locking range of PC1, then the lock detector output must be OR-ed with the output of PC1.




Fig. 6 - CD54/74HC/HCT7046A lock detector circuit.




Fig. 7 - Waveform present at lock detector capacitor when in lock.




Fig. 8 - Lock detector capacitor selection chart.




Fig. 9 - Waveform present at lock detector capacitor when unlocked.

CD54/74HC7046A CD54/74HCT7046A

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS			74HC/54HC			74HC			54HC -55/ +125°C			TEST CONDITIONS		74HCT/54HCT			74HCT			54HCT -55/ +125°C			UNITS	
	V_I V	I_O mA	V_{CC} V	+25°C			-40/ +85°C			74HC -40/ +125°C			V_I V	V_{CC} V	+25°C			-40/ +85°C			74HCT -40/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Max	Min	Max	Min	Max					
VCO SECTION																									
INH High-Level Input Voltage V_{IH}			3	2.1	—	—	2.1	—	2.1	—	—	—	—	4.5											V
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	—	to	2	—	—	2	—	2	—	—	—	—	
			6	4.2	—	—	4.2	—	4.2	—	—	—	—	5.5											
INH Low-Level Input Voltage V_{IL}			3	—	—	0.9	—	0.9	—	0.9	—	—	—	4.5											V
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	to	—	—	0.8	—	0.8	—	0.8	—	—	—	—	
			6	—	—	1.8	—	1.8	—	1.8	—	—	5.5												
VCO _{OUT} High-Level Output Voltage V_{OH} CMOS Loads	V_{IL}	-0.02	3	2.9	—	—	2.9	—	2.9	—	—	V_{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	—	—	V
	or		4.5	4.4	—	—	4.4	—	4.4	—	—	V_{OH}													
	V_{IH}		6	5.9	—	—	5.9	—	5.9	—	—														
TTL Loads	V_{IL}										V_{IL}														
	or	-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	—	—	—	—	V	
	V_{IH}	-5.2	6	5.48	—	—	5.34	—	5.2	—	V_{IH}														
VCO _{OUT} Low-Level Output Voltage V_{OL} CMOS Loads	V_{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V_{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	—	—	V
	or		4.5	—	—	0.1	—	0.1	—	0.1	—	V_{OH}													
	V_{IH}		6	—	—	0.1	—	0.1	—	0.1	—														
TTL Loads	V_{IL}										V_{IL}														
	or	4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—	—	—	—	V	
	V_{IH}	5.2	6	—	—	0.26	—	0.33	—	0.4	V_{IH}														
C1A, C1B Low-Level Output Voltage (Test purposes only) V_{OL}	V_{IL}										V_{IL}														
	or	4	4.5	—	—	0.40	—	0.47	—	0.54	or	4.5	—	—	0.40	—	0.47	—	0.54	—	—	—	—	V	
	V_{IH}	5.2	6	—	—	0.40	—	0.47	—	0.54	V_{IH}														
INH VCO _{IN} Input Leakage Current I_i	V_{CC}		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V_{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	—	—	—	—	μA
	or Gnd																								
R1 Range See Note 1			3	—	—	—	—	—	—	—															
			4.5	3	—	—	—	—	—	—				4.5	3	—	—	—	—	—	—	—	—	—	kΩ
			6	—	—	—	—	—	—	—															
R2 Range See Note 1			3	—	—	—	—	—	—	—															
			4.5	3	—	—	—	—	—	—				4.5	3	—	—	—	—	—	—	—	—	—	kΩ
			6	—	—	—	—	—	—	—															
C1 Capacitance Range			3	—	—	No L I M I T	—	—	—	—															
			4.5	40	—	—	—	—	—	—				4.5	40	—	—	—	—	—	—	—	—	—	pF
			6	—	—	—	—	—	—	—															
VCO _{IN} Operating Voltage Range	Over the range specified for R1 for Linearity See Figs. 10 & 36-39 See Note 2		3	0.9	—	1.9	—	—	—	—															
			4.5	0.9	—	3.2	—	—	—	—				4.5	0.9	—	3.2	—	—	—	—	—	—	—	V
			6	0.9	—	4.6	—	—	—	—															

NOTES: 1. The value for R1 & R2 in parallel should exceed 2.7 kΩ; R1 & R2 values above 300 kΩ may contribute to frequency shift due to leakage currents.
2. The maximum operating voltage can be as high as $V_{CC} - 0.9$ V; however, this may result in an increased offset voltage.

CD54/74HC7046A

CD54/74HCT7046A

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS			74HC/54HC			74HC		54HC -55/ +125°C		TEST CONDITIONS		74HCT/54HCT			74HCT		54HCT -55/ +125°C		UNITS		
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		74HC -40/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		74HCT -40/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max			
PHASE COMPARATOR SECTION																						
SIG _{IN} , COMP _{IN} DC Coupled High-Level Input Voltage V _{IH}				2	1.5	—	—	1.5	—	1.5	—		4.5									
				4.5	3.15	—	—	3.15	—	3.15	—	—	to	3.15	—	—	3.15	—	3.15	—	V	
				6	4.2	—	—	4.2	—	4.2	—		5.5									
SIG _{IN} , COMP _{IN} DC Coupled Low-Level Input Voltage V _{IL}				2	—	—	0.5	—	0.5	—	0.5		4.5									
				4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	1.35	—	1.35	—	1.35	V	
				6	—	—	1.8	—	1.8	—	1.8	—	5.5									
LD, PC _{NOUT} High-Level Output Voltage V _{OH} CMOS Loads	V _{IL} or V _{IH}	-0.02		2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V	
				4.5	4.4	—	—	4.4	—	4.4	—		5.5									
				6	5.9	—	—	5.9	—	5.9	—											
TTL Loads	V _{IL} or V _{IH}											V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V	
		-4	4.5	3.98	—	—	3.84	—	3.7	—												
		-5.2	6	5.48	—	—	5.34	—	5.2	—												
LD, PC _{NOUT} Low-Level Output Voltage V _{OL} CMOS Loads	V _{IL} or V _{IH}	0.02		2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V	
				4.5	—	—	0.1	—	0.1	—	0.1											
				6	—	—	0.1	—	0.1	—	0.1											
TTL Loads	V _{IL} or V _{IH}											V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V	
		4	4.5	—	—	0.26	—	0.33	—	0.4												
		5.2	6	—	—	0.26	—	0.33	—	0.4												
SIG _{IN} , COMP _{IN} Input Leakage Current I _I	V _{CC} or Gnd			2	—	—	±3	—	±4	—	±5	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±30	—	±38	—	±45	μA	
				3	—	—	±7	—	±9	—	±11											
				4.5	—	—	±18	—	±23	—	±29											
				6	—	—	±30	—	±38	—	±45											
PC _{2OUT} 3-State Off-State Current I _{OZ}	V _{IL} or V _{IH}			6	—	—	±0.5	—	±5	—	±10		5.5	—	—	±0.5	—	±5	—	±10	μA	
SIG _{IN} , COMP _{IN} Input Resistance See Fig. 10 R _I	V _I at Self-Bias Oper. Point: ΔV _I = 0.5 V See Fig. 10			3	—	800	—	—	—	—	—		4.5	—	250	—	—	—	—	—	kΩ	
				4.5	—	250	—	—	—	—	—											
				6	—	150	—	—	—	—	—											

CD54/74HC7046A CD54/74HCT7046A

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS			74HC/54HC			74HC		54HC -55/ +125° C		TEST CONDITIONS		74HCT/54HCT			74HCT		54HCT -55/ +125° C		UNITS	
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		74HC -40/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		74HCT -40/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max		
DEMODULATOR SECTION																					
Resistor Range R _S	at R _S > 300 kΩ Leakage Current can influence V _{DEMOUT}			3	10	—	300					4.5	10	—	300					kΩ	
Offset Voltage V _{OFF} V _{COIN} , to V _{DEM}	V _I = V _{VCOIN} = $\frac{V_{CC}}{2}$ Values taken over R _S range See Fig. 17			3	—	±30	—					4.5	—	±20	—					mV	
Dynamic Output Resistance at DEM _{OUT} R _D	V _{DEMOUT} = $\frac{V_{CC}}{2}$			3	—	25	—					4.5	—	25	—					Ω	
Quiescent Device Current I _{CC}	Pins 3, 5 & 14 at V _{CC} Pin 9 at Gnd. I ₁ , at Pins 3 & 14 to be excluded			6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current Per Input Pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1 (Excluding Pin 5)	4.5 to 5.5	—	100	360	—	450	—	490	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
INH	1

*Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC7046A CD54/74HCT7046A

SWITCHING ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	TEST CONDITIONS		25° C				-40° C to +85° C				-55° C to +125° C (54) -40° C to +125° C (74)				UNITS	
		V_{CC}	HC		HCT		74HC		74HCT		HC		HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
PHASE COMPARATOR SECTION																
Propagation Delay, SIG _{IN} , COMP _{IN} to PC1 _{OUT}	t_{PLH} t_{PHL}	2 4.5 6	— — —	200 40 34	— — —	— 45 —	— — —	250 50 43	— — —	56 — —	— — —	300 60 51	— — —	68 — —	ns	
Output Transition Time	t_{THL} t_{TLH}	2 4.5 6	— — —	75 15 13	— — —	— 15 —	— — —	95 19 16	— — —	— 19 —	— — —	110 22 19	— — —	— 22 —		
Output Enable Time, SIG _{IN} , COMP _{IN} to PC2 _{OUT}	t_{PZH} t_{PZL}	2 4.5 6	— — —	280 56 48	— — —	— 60 —	— — —	350 70 60	— — —	— 75 —	— — —	420 84 71	— — —	— 90 —		
Output Disable Time, SIG _{IN} , COMP _{IN} to PC2 _{OUT}	t_{PHZ} t_{PLZ}	2 4.5 6	— — —	325 65 55	— — —	— 70 —	— — —	405 81 69	— — —	— 86 —	— — —	490 98 83	— — —	— 105 —		
AC Coupled Input Sensitivity (p-p) at SIG _{IN} or COMP _{IN}	V_i (p-p)	3	TYPICAL													mV
		4.5	11	11												
		6	15	15												
VCO SECTION																
Frequency Stability with Temperature Change	$\frac{\Delta f}{\Delta T}$	$R_1 = 100$ k Ω $R_2 = \infty$	3 4.5 6	— — —	— — —			TYP. 0.11		TYP. 0.11					%/°C	
Max. Frequency	f_{max}	$C_1 = 50$ pF	3	—	—										MHz	
		$R_1 = 3.5$ k Ω $R_2 = \infty$	4.5 6	— —	— —	24 —	24 —									
		$C_1 = 0$ pF	3	—	—	—	—								MHz	
		$R_1 = 9.1$ k Ω $R_2 = \infty$	4.5 6	— —	38 —	38 —										
		Center Frequency	f_o	$C_1 = 40$ pF $R_1 = 3$ k Ω $R_2 = \infty$ $VCO_{IN} = \frac{V_{CC}}{2}$	3 4.5 6	— 17 —	— 17 —									
Frequency Linearity, Δf_{vco}		$R_1 = 100$ k Ω $R_2 = \infty$ $C_1 = 100$ pF	3 4.5 6	— 0.4 —	— 0.4 —										%	
Offset Frequency		$R_2 = 220$ k Ω $C_1 = 1$ nF	3 4.5 6	— 400 —	— 400 —										kHz	
DEMODULATOR SECTION																
V_{OUT} vs. f_{IN}		$R_1 = 100$ k Ω $R_2 = \infty$ $C_1 = 100$ pF $R_3 = 10$ k Ω $R_3 = 100$ k Ω $C_2 = 100$ pF	3 4.5 6	— 330 —	— 330 —										mV/kHz	

CD54/74HC7046A CD54/74HCT7046A

Figure References for DC Characteristics






Fig. 10 - Typical input resistance curve at SIG_{IN}, COMP_{IN}.




92CS-40571R1

Fig. 11 - HC7046A typical center frequency vs. R1, C1.




92CS-40573R1

Fig. 12 - HC7046A typical center frequency vs. R1, C1.




92CS-40572R1

Fig. 13 - HC7046A typical center frequency vs. R1, C1.




92CS-40574R1

Fig. 14 - HCT7046A typical center frequency vs. R1, C1.



92CS-40570R1

Fig. 15 - HCT7046A typical center frequency vs. R1, C1.



92CS-40567R1

Fig. 16 - HC7046A typical VCO frequency vs. VCOIN.

CD54/74HC7046A CD54/74HCT7046A




Fig. 17 - HC7046A typical VCO frequency vs. V_{COIN} , ($R1=1.5\text{ M}\Omega$, $C1=0.1\ \mu\text{F}$).




Fig. 18 - HC7046A typical VCO frequency vs. V_{COIN} , ($R1=150\text{ k}\Omega$, $C1=0.1\ \mu\text{F}$).




Fig. 19 - HC7046A typical VCO frequency vs. V_{COIN} , ($R1=5.6\text{ k}\Omega$, $C1=0.1\ \mu\text{F}$).




Fig. 20 - HC7046A typical VCO frequency vs. V_{COIN} , ($R1=150\text{ k}\Omega$, $C1=50\text{ pF}$).




Fig. 21 - HC7046A typical VCO frequency vs. V_{COIN} , ($R1=5.6\text{ k}\Omega$, $C1=50\text{ pF}$).




Fig. 22 - HC7046A typical change in VCO frequency vs. ambient temperature as a function of $R1$ ($V_{CC}=3\text{ V}$).




Fig. 23 - HC7046A typical change in VCO frequency vs. ambient temperature as a function of $R1$.




Fig. 24 - HC7046A typical change in VCO frequency vs. ambient temperature as a function of $R1$.

CD54/74HC7046A CD54/74HCT7046A




Fig. 25 - HCT7046A typical change in VCO frequency vs. ambient temperature as a function of R1.




Fig. 26 - HC7046A typical change in VCO frequency vs. ambient temperature as a function of R1.




Fig. 27 - HC7046A offset frequency vs. R2, C1.




Fig. 28 - HC7046A offset frequency vs. R2, C1.




Fig. 29 - HCT7046A offset frequency vs. R2, C1 (VCC=4.5 V).




Fig. 30 - HC7046A and HCT7046A offset frequency vs. R2, C1.




Fig. 31 - HC7046A f_{max}/f_{min} vs. R2/R1.




Fig. 32 - HCT7046A f_{max}/f_{min} vs. R2/R1.

CD54/74HC7046A CD54/74HCT7046A

AC WAVEFORMS




Fig. 33 - Waveforms showing input (SIG_{IN}, COMP_{IN}) to output (PC_{1OUT}) propagation delays and the output transition times.





Fig. 34 - Waveforms showing the 3-state enable and disable times for PC_{2OUT}.

	HC	HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _s	50% V _{CC}	1.3 V



$\Delta V = 0.5 \text{ V}$ over the V_{CC} range:

for VCO linearity

$$f'_0 = \frac{f_1 + f_2}{2}$$

$$\text{linearity} = \frac{f'_0 - f_0}{f_0} \times 100\%$$

Fig. 35 - Definition of VCO frequency linearity.




Fig. 36 - HC7046A VCO linearity vs. R1.




Fig. 37 - HC7046A VCO linearity vs. R1.

CD54/74HC7046A CD54/74HCT7046A




Fig. 38 - HC7046A VCO linearity vs. R1.




Fig. 39 - HCT7046A VCO linearity vs. R1.




Fig. 40 - HC7046A demodulator power dissipation vs. RS (typ.).




Fig. 41 - HCT7046A demodulator power dissipation vs. RS (typ.).




Fig. 42 - HC7046A VCO power dissipation vs. R1 (C1=50 pF, 1 μF).




Fig. 43 - HCT7046A VCO power dissipation vs. R2 (C1=50 pF; 1 μF).




Fig. 44 - HCT7046A VCO power dissipation vs. R1 (C1=50 pF; 1 μF).




Fig. 45 - HC7046A VCO power dissipation vs. R2 (C1=50 pF; 1 μF).

CD54/74HC7046A

CD54/74HCT7046A

HC/HCT7046A Cpd

Chip Section	HC	HCT	Unit
Comparator 1	48	50	pF
Comparator 2	39	48	
VCO	61	53	



APPLICATION INFORMATION

This information is a guide for the approximation of values of external components to be used with the 74HC/HCT7046A in a phase-lock-loop system.

References should be made to Fig. 11 through 21 and 27 through 32 as indicated in the table.







Values of the selected components should be within the following ranges:

- R1 > 3 k Ω ;
- R2 > 3 k Ω ;
- R1 || R2 parallel value > 2.7 k Ω ;
- C1 greater than 40 pF.

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS
VCO Frequency without extra offset (R2 = ∞)	PC1 or PC2	<p>VCO Frequency Characteristic The characteristics of the VCO operation are shown in Figs. 11-21.</p>  <p style="text-align: center;">Fig. 46 - Frequency characteristic of VCO operating without offset: f_o = center frequency; $2f_L$ = frequency lock range.</p>
	PC1	<p>Selection of R1 and C1 Given f_o, determine the values of R1 and C1 using Figs. 11-15.</p>
	PC2	<p>Given f_{max} and f_o, determine the values of R1 and C1 using Figs. 11-15. To obtain $2f_L$: $2f_L \approx \frac{2(\Delta V_{COIN})}{R1C1}$ where $0.9 V < V_{COIN} < V_{CC} - 0.9 V$ is the range of ΔV_{COIN}</p>
VCO Frequency with extra offset (R2 > 3 k Ω)	PC1 or PC2	<p>VCO Frequency Characteristic The characteristics of the VCO operation are shown in Figs. 27-30.</p>  <p style="text-align: center;">Fig. 47 - Frequency characteristic of VCO operating with offset: f_o = center frequency; $2f_L$ = frequency lock range.</p>
	PC1 or PC2	<p>Selection of R1, R2 and C1 Given f_o and f_L, offset frequency, f_{min}, may be calculated from $f_{min} \approx f_o - 1.6 f_L$. Obtain the values of C1 and R2 by using Figs. 27-30. Calculate the value of R1 from the value of C1 and the product R1C1.</p>

CD54/74HC7046A CD54/74HCT7046A

APPLICATION INFORMATION (Cont'd)

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS
PLL Conditions with No Signal at the SIG _{IN} Input	PC1	VCO adjusts to f_o with $\phi_{\text{DEMOUT}} = 90^\circ$ and $V_{\text{VCOIN}} = \frac{1}{2} V_{\text{CC}}$ (see Fig. 2).
	PC2	VCO adjusts to f_o with $\phi_{\text{DEMOUT}} = -360^\circ$ and $V_{\text{VCOIN}} = 0 \text{ V}$ (see Fig. 4).
PLL Frequency Capture Range	PC1 or PC2	<p>Loop Filter Component Selection</p>    <p>(a) $\tau_1 = R3 \times C2$ (b) amplitude characteristic (c) pole-zero diagram A small capture range ($2f_c$) is obtained if $\tau > 2f_c \approx (1/\pi) (2\pi f_c / \tau_1)^{1/2}$ Fig. 48 - Simple loop filter for PLL without offset.</p>    <p>(a) $\tau_2 = R4 \times C2$; (b) amplitude characteristic (c) pole-zero diagram $\tau_3 = (R3 + R4) \times C2$ Fig. 49 - Simple loop filter for PLL with offset.</p>
PLL Locks on Harmonics at Center Frequency	PC1	Yes
	PC2	No
Noise Rejection at Signal Input	PC1	High
	PC2	Low
AC Ripple Content When PLL is Locked	PC1	$f_r = 2f_i$, large ripple content at $\phi_{\text{DEMOUT}} = 90^\circ$
	PC2	$f_r = f_i$, small ripple content at $\phi_{\text{DEMOUT}} = 0^\circ$

Lock Detector Circuit

The lock detector feature is very useful in data synchronization, motor speed control, and demodulation. By adjusting the value of the lock detector capacitor so that the lock output will change slightly before actually losing lock, the designer can create an "early warning" indication allowing corrective measures to be implemented. The reverse is also true, especially with motor speed controls, generators, and

clutches that must be set up before actual lock occurs or disconnected during loss of lock.

When using phase comparator 1, the detector will only indicate a lock condition on the fundamental frequency and not on the harmonics, which PC1 will lock on.

Application Note

CMOS Phase-Locked-Loop Applications Using the CD54/74HC/HCT4046A and CD54/74HC/HCT7046A

by W.M.Austin

This Application Note provides the circuit designer with information on the use of the CD54/74HC/HCT4046A Phase-Locked Loop (PLL) with voltage-controlled oscillator (VCO) and the CD54/74HC/HCT7046A Phase-Locked Loop with In-Lock Detection in phase-locked circuits. A description of the basic loop operation is included as an introduction to phase-lock techniques. In the description, the CMOS PLL IC provides the phase comparators, VCO, VCO inhibit, plus the lock detectors and indicators for the loop. Complete circuit designs with and without a frequency-divide ratio are included as examples. Examples are also given of various filters operating over a range of frequencies.

BASIC LOOP OPERATION

The CD54/74HC/HCT4046A Phase-Locked Loop (PLL) with voltage-controlled oscillator (VCO) is a High-Speed CMOS IC designed for use in general-purpose PLL applications including frequency modulation, demodulation, discrimination, synthesis, and multiplication. Specific applications include data synchronizing, conditioning and tone decoding, as well as direct VCO use for voltage-to-frequency conversion and speed-control applications.

The IC contains a VCO and a choice of phase comparators (PCs) for support of the basic PLL circuit, as shown in Fig. 1(a). The low-pass filter (LPF) is an essential part of the loop and is needed to suppress noise and high-frequency components. An optional fourth part of the loop is the divide-by-N frequency divider, which is needed when the VCO is run at a multiple of the signal-input reference frequency. To facilitate support of a variety of general-purpose applications, both the filter and divider are external to the HC/HCT4046A. These and other aspects of the application of the HC/HCT4046A are explained below through a variety of loop design examples.

For a full treatment of PLL theory, the reader is directed to the bibliography where there are a number of references that support the descriptions and explanations given below. The symbols and terminology used in this Note primarily follow the book, **Phase-Lock Techniques**, by Gardner,¹ the details of derivations of the equations can be found in the references.

Some understanding of feedback theory as a background for designing PLL circuits is helpful, but lack of this understanding should not be a deterrent to anyone choosing

to apply the HCHCT4046A in relatively simple, second-order PLL circuits. The purpose of the Note is to present a solid tutorial on CMOS PLL techniques, including extensive information on the VCO characteristics. A designer can then apply the information to a variety of circuit applications.




Fig. 1(a) - Block diagram of an HC/HCT4046A in a typical phase-locked-loop circuit.


Before beginning to apply the HC/HCT4046A in PLL circuits, a designer should have an understanding of the parameters and equations used to define loop performance. Further, the designer should recognize that PLL circuits are a special case of feedback systems. Where servomechanism feedback systems are primarily concerned with position control, PLL feedback systems are primarily concerned with the phase and tracking of a VCO relative to a reference signal input. While a phase error can be anticipated, no differential in frequency is desired after phase-lock is established. General feedback theory is applied in PLL use just as it is in servomechanism systems. Some of the symbols and terminology used to describe PLL systems were borrowed from servo systems, giving rise to such terms as damping factor, natural loop resonant frequency, and loop bandwidth.

ICAN-8823

DESCRIPTION OF THE HC/HCT4046A


The block diagram of the HC/HCT4046A, Fig. 1(b), illustrates the least complex form of external loop filtering. In addition to the VCO, the HC/HCT4046A provides a choice of three phase comparators. The HC/HCT7046A is an equivalent device, differing only in the trade-off of a third phase comparator (PC3) for a lock detector (LD). The pinouts of the HC/HCT4046A and HC/HCT7046A differ in a minor way from that of the earlier CMOS PLL-type CD4046B, which differs functionally in that it has a zener reference diode in place of PC3 or the lock detector. Unless otherwise noted in the following information, all description and operational references apply to both the HC/HCT4046A and HC/HCT7046A.

Figs. 2(a) and 2(b) show the HC/HCT4046A and HC/HCT7046A functional block diagrams, respectively. The VCO of the HC/HCT4046A is identical to that of the HC/HCT7046A and has the same operating characteristics. The HCT versions of these oscillator circuits differ from the HC versions by having TTL logic levels at the inhibit inputs. Improved linear differential amplifiers are used to control the current bias established by resistors R₁ and R₂; amplifying current mirrors control the charge rate of the timing capacitor C₁. Descriptive and design information on frequency control of the VCO is given below.




92CS-43156

Fig. 1(b) - Block diagram of an HC/HCT4046A illustrating external loop filtering.



92CM-43258

Fig. 2(a) - Functional block diagram of HC/HCT4046A.



92CM-43257

Fig. 2(b) - Functional block diagram of HC/HCT7046A.

PHASE COMPARATORS

While there are many types of phase comparators (PCs -also referred to as detectors), the ones chosen for the CMOS PLL design are based on accepted industry-standard types. The choice was also based on design flexibility and the compatibility of CMOS technology with PC applications. Fig. 2(a) shows the logic diagram of the phase-comparator circuit with PC1, PC2, and PC3 identified. The comparators consist of an Exclusive-OR (PC1), an edge-triggered JK flip-flop (PC2), and an edge-triggered RS flip-flop (PC3). The phase comparator inputs are in parallel, making the user's choice a matter of selecting the pinout to the preferred PC.

Both the external-reference signal input and the comparator input are internally self-biased to $V_{DD}/2$ to permit ac coupling from the drive signal sources. When ac-coupled input signals are used, the drive sensitivity is typically better than 50 mV_{pp}. The comparator input is normally used for the VCO direct-coupled input; however, the comparator section is independent of the VCO for stand-alone use.

The signals to both phase-comparator inputs are amplified with limiting that ignores amplitude changes. With respect to the HC4046A versus the HCT4046A, only the inhibit input

levels are different; the drive levels for the phase comparator inputs are the same. When TTL drive levels are used for the signal input to the detectors, either ac coupling or TTL-to-CMOS level conversion should be used to correctly drive the $V_{DD}/2$ switch level. Where the signal-input source voltage is less than the logic level in peak-to-peak amplitude, ac coupling is necessary. In addition, ac coupling is preferred with reduced drive signals to minimize transient switching and harmonic interference with the VCO.

Appendix I provides a summary of the phase-comparator options. An extended description of the three phase comparators follows.


Operation of Phase Comparator PC1

PC1 is an Exclusive-OR logic circuit. The signal and comparator input frequencies (f_i) must have a 50% duty factor for the maximum locking range to be obtained. The transfer characteristic of PC1, assuming the ripple frequency ($f_r = 2f_i$) is suppressed, is:

$$V_{DEMout} = (V_{CC}/\pi)(\phi_{SIGin} - \phi_{COMPin}) = V_{PC1out}$$

where V_{DEMout} is the demodulator output at pin 10 and equals V_{PC1out} via the low-pass filter (LPF). ϕ is the phase angle in degrees.

The average output voltage from PC1, fed to the VCO input via the LPF and seen at the demodulator output at pin 10, is the resultant of the phase differences of signals (SIG_{in}) and the comparator input (COMP_{in}), as shown in Fig. 3(a). The average of V_{DEMOUT} is equal to V_{CC}/2 when there is no signal or noise at SIG_{in}, and with this input the VCO oscillates at the center frequency (f_o). Typical waveforms for the PC1 loop locked at f_o are shown in Fig. 3(b).




92CS-43200

Fig. 3(a) - Phase comparator PC1 average output voltage as a function of input phase difference.

$$V_{DEMOUT} = V_{PC1out} = (V_{CC}/\pi)(\phi_{SIGin} - \phi_{COMPin})$$

$$\phi_{DEMOUT} = (\phi_{SIGin} - \phi_{COMPin})$$



92CS-43203

Fig. 3(b) - Typical waveforms for PLL using phase comparator PC1 loop locked at f_o.

The frequency-capture range (2f_c) is defined as the frequency range of input signals on which the PLL will lock for initially out-of-lock conditions. The frequency lock range (2f_l) is defined as the frequency range of input signals on which the locked loop will remain in lock. The capture range is smaller or equal to the lock range. The capture range of PC1 depends on the LPF characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy signal input. PC1 can lock to input frequencies within the locking range of VCO harmonics.

Operation of Phase Comparator PC2

For most applications, the features of PC2 provide the most advantages. It is a positive-edge-triggered phase and frequency detector. When the PLL uses this comparator, the loop is controlled by positive signal transitions, and control of the duty factor of SIG_{in} and COMP_{in} is not required. PC2 is composed of two D-type flip-flops and a 3-state output stage and has controlled-gating. The circuit functions as an up-down counter, where SIG_{in} causes an up count and COMP_{in} a down count. The transfer function of PC2, assuming ripple (f_r = f_i) is suppressed, is:

$$V_{DEMOUT} = (V_{CC}/4\pi)(\phi_{SIGin} - \phi_{COMPin}) = V_{PC2out}$$


OR

$$V_{DEMOUT} = (V_{CC}/2\pi)(\phi_{SIGin} - \phi_{COMPin}) = V_{PC2out}^*$$

where the PC2 gain is mode dependent.

*(Refer to Appendix II.)

The average output voltage from PC2, fed to the VCO via the LPF and seen at the demodulator output at pin 10, is the resultant of the phase differences of SIG_{in} and COMP_{in}, as shown in Fig. 4(a). Typical waveforms for the PC2 loop locked at f_o are shown in Fig. 4(b).




92CS-43201

Fig. 4(a) - Phase comparator PC2 average output voltage as a function of input phase difference.

$$V_{DEMOUT} = V_{PC2out} = (V_{CC}/4\pi)(\phi_{SIGin} - \phi_{COMPin})$$

$$\phi_{DEMOUT} = (\phi_{SIGin} - \phi_{COMPin})$$



92CS-43204

Fig. 4(b) - Typical waveforms for PLL using phase comparator PC2 loop locked at f_o.

When the frequencies of SIG_{in} and COMP_{in} are equal, but the phase of SIG_{in} leads that of COMP_{in}, the PMOS device at the PC2 output (Fig. 2) is held on for a time corresponding to the phase difference. When the phase of SIG_{in} lags that of COMP_{in}, the NMOS device is held on. When the frequency of SIG_{in} is higher than that of COMP_{in}, the PMOS device is held on for a greater portion of the signal cycle time. For most of the remainder of the cycle time, the NMOS and PMOS devices are off (3-state). If the SIG_{in} frequency is lower than the COMP_{in} frequency, then it is the NMOS device that is held on for most of the cycle.

As locked conditions are achieved, the filtered output voltage from PC2 corrects the VCO until the comparator input signals are phase locked. Under stable phase-locked conditions, the VCO input voltage from the output of the LPF is constant, and the PC2 output is in a 3-state condition.

Operation of Phase Comparator PC3 (HC/HCT4046A Only)

The circuit of PC3 is a positive-edge-triggered sequential phase detector that uses an RS flip-flop. When PC3 is used as the PLL phase comparator, the loop is controlled by positive signal transitions. This type of detector is not sensitive to the duty factor of SIG_{in} and COMP_{in}. The transfer characteristic of PC3, assuming ripple (f_r = f_i) is suppressed, is:

$$V_{\text{DEMOUT}} = (V_{\text{CC}}/2\pi)(\phi_{\text{SIGin}} - \phi_{\text{COMPin}}) \\ = V_{\text{PC3out}} \text{ via the LPF}$$

The average output from PC3, fed to the VCO via the LPF and seen at the demodulator output, is the resultant of the phase differences of SIG_{in} and COMP_{in}, as shown in Fig. 5(a). The typical waveforms for the PC3 loop locked at f_o are shown in Fig. 5(b).




Fig. 5(a) - Phase comparator PC3 average output voltage as a function of input phase difference.

$$V_{\text{DEMOUT}} = V_{\text{PC3out}} = (V_{\text{CC}}/2\pi)(\phi_{\text{SIGin}} - \phi_{\text{COMPin}}) \\ \phi_{\text{DEMOUT}} = (\phi_{\text{SIGin}} - \phi_{\text{COMPin}})$$




Fig. 5(b) - Typical waveforms for PLL using phase comparator PC3 loop locked at f_o.

The phase characteristics of PC3 differ from those of PC2 in that the phase angle between SIG_{in} and COMP_{in} in PC3 varies between zero and 360 degrees, and is 180 degrees at the center frequency. PC3 also has a greater voltage swing than PC2 for the same input phase differences. While the conversion gain may be higher in PC2, PC3 produces a higher ripple content in the VCO or COMP_{in} signal.

LOCK INDICATORS

PCP_{out} of the HC/HCT4046A


Although the phase-comparator pulse output (PCP_{out}) is shown as part of PC2 in Fig. 4(b), the phase indication is present when either PC1, PC2, or PC3 is used. The PCP_{out} phase-lock condition is present because the inputs for SIG_{in} and COMP_{in} are in parallel. As noted in the waveforms of Fig. 4(b), PCP_{out} at pin 1 of the HC/HCT4046A remains in a high state when the loop is phase locked. When either the PMOS or NMOS device is on, the PCP_{out} is low. How the PCP_{out} is used depends on the application. To fully utilize this output as a practical lock indicator, a smoothing filter is needed to reduce the effects of noise and marginal lock-in flicker.

Lock Detector of the HC/HCT7046A

Additional lock indicator circuitry has been added to the HC/HCT7046A, replacing the PC3 function with an improved lock detector and filter. As shown in the logic diagram for the HC/HCT7046A of Fig. 2(b), the PC2 circuit provides the same set of indicator signals as the PCP_{out} circuit of the HC/HCT4046A, Fig. 2(a). Additional stages are used to process the lock-detection output signal (LD) of the HC/HCT7046A.


Detection of a locked condition is accomplished in the HC/HCT7046A with a NOR gate and an envelope detector, as shown in Fig. 6. When the loop is phase locked, the output of the NOR gate is high and the lock detector output (pin 1) is at a constant high level. As the loop tracks the SIG_{in} on pin 14, the NOR gate generates pulses having widths that represent the phase difference between the COMP_{in} (from the VCO) and SIG_{in}. The time between pulses is approximately equal to the time constant (T) of the VCO center frequency. During the rise time of the pulse, the diode across the 1.5-kilohm resistor is forward biased, and the time constant in the path that charges the lock-detector capacitor (C_{LD}) is given by:

$$T = (150 \text{ ohms} \times C_{\text{LD}})$$




92CS-43206

Fig. 6 - Lock-detector circuitry in the HC/HCT7046A.




92CS-43207

Fig. 7 - Waveform at lock-detector capacitor when in lock.



92CS-43209

Fig. 8 - Selection chart for determining value of lock-detector capacitor.



92CS-43208

Fig. 9 - Waveforms at lock-detector capacitor when unlocked.

The discharge circuit includes the 1.5-kilohm resistor. The capacitor waveform is a sawtooth, as shown in Fig. 7. The lock-detector capacitor value is determined by the center frequency of the VCO. The typical range of capacitance for a frequency of 10 megahertz is about 10 picofarads, and for a frequency of 100 kilohertz, about 1000 picofarads. The value of C_{LD} can be selected by means of the chart in Fig. 8. As long as the loop remains locked and tracking, the level of the sawtooth will not go below the switching threshold of the Schmitt-trigger inverter. If the loop breaks lock, the width of the error pulse will be wide enough to allow the sawtooth waveform to go below the threshold, and a level change at the output of the Schmitt-trigger will indicate a loss of lock, as shown in Fig. 9. The lock-detector capacitor also filters out small glitches that can occur when the loop is either seeking or losing lock.

As noted for the PCP_{out} of the HC/HCT4046A, the lock-detector function of the HC/HCT7046A is present in any application of PC1, PC2, or PC3. However, it is important to note that, for applications using PC1, the lock detector will only indicate a locked condition on the fundamental frequency and not on the harmonics that PC1 may lock on. If a detection of lock is needed for the harmonic locking range of PC1, then the lock detector output must be OR-ed with the output of PC1.

VOLTAGE-CONTROLLED OSCILLATOR (VCO)

The High-Speed CMOS PLL ICs incorporate a versatile and easy-to-use VCO with a number of enhanced features

resulting from the High-Speed CMOS process. The most notable advantage is an order of magnitude increase in the VCO frequency range over that of the CD4046B.

The following VCO applications are intended to highlight problem solutions. Equations for the VCO frequency have been developed with emphasis on the high-frequency range. Graphical comparisons of measured and calculated frequency results are given.

VCO Description

Fig. 10 shows a functional diagram of the VCO control circuit of the HC/HCT4046A. The frequency and offset-frequency amplifiers are configured to convert voltage to current, which is then amplified in the current-mirror-amplifier (CMA) blocks before being summed. The summed current is directed to the oscillator section consisting of inverters G_1 and G_2 . The inverters, switching as H-drivers, control charge and discharge current to the oscillator range capacitor, C_1 . The oscillator loop consists of flip-flop FF with feedback from the cross-coupled outputs to G_1 and G_2 . The demodulator output amplifier may be optionally used to buffer the filtered output of the phase comparator. In normal use, the load resistor R_o is in the range of 50 kilohms to 100 kilohms. An inhibit amplifier controls the oscillator and CMA circuits. The output from one side of the flip-flop is buffered and output to the VCO_{out} at pin 4.

The external components R_1 , R_2 , and C_1 , plus the voltage level of VCO_{in} at pin 9, provide direct control of the frequency. Resistors R_1 and R_2 fix the level of current bias to




Fig. 10 - Functional block diagram of VCO portion of CD74HC4046A/7046A.

CMA1 and CMA2 for currents I_1 and I_2 , respectively. Both CMA circuits consist of a current mirror with, typically, 6 to 8 times gain. Because the frequency and offset-frequency amplifiers are source followers with 100% feedback, the voltage across R_1 at pin 11, V_{R1} , is equal to V_{COin} , and the voltage across R_2 at pin 12, V_{R2} , is equal to V_{ref} . V_{ref} is an internal bias source set at one forward diode drop from V_{CC} . As such, the voltage across R_2 and the current I_2 are functions of V_{CC} , implying the need for a well-regulated V_{CC} for good offset-frequency stability. For most applications, $V_{ref} = V_{CC} - 0.6$ volt is a good approximation. In the equations that follow, $I_1 = V_{COin}/R_1$ and $I_2 = V_{ref}/R_2$ are used as direct expressions for the CMA input currents.

The outputs of CMA1 and CMA2 are the amplified $M_1 I_1$ and $M_2 I_2$ currents where M_1 and M_2 are the multiplier ratios for CMA1 and CMA2, respectively. The CMA output currents are then summed together as the current, I_{SUM} , to drive capacitor C_1 via the PMOS and NMOS transistors of G_1 and G_2 . When the input to G_1 is high, the input to G_2 is low. In this mode, the PMOS transistor of G_1 conducts charge to C_1 while the NMOS transistor of G_2 discharges the low side of C_1 to ground. Each time the flip-flop changes state, the charging polarity of C_1 is reversed by G_1 and G_2 . When the positively charged side of C_1 is grounded, an intrinsic diode across each of the NMOS devices discharges C_1 to one diode level below ground.

There are two C_1 charge cycles in each full period, and the instantaneous start voltage for each current-charged ramp

is $V_{ir} = -0.7$ volt. The active switch threshold at the flip-flop input is $V_{hr} = 1.1$ volts for a V_{CC} of 5.0 volts, and varies with V_{CC} as shown in Figs. 11(a) and 11(b). Fig. 11(b) shows the voltage waveforms at pins 6 and 7 as similar except for the half-cycle displacement. The total peak-to-peak voltage of the sawtooth ramp waveform at pins 6 or 7 is typically $V_{ramp} = [V_{hr} - V_{ir}] = [1.1 - (-0.7)] = 1.8$ volts.

VCO Frequency Control

When a capacitor, C , is charged with a constant current, I , the expression for the voltage, V_c , integrated over time, T_c , is:

$$V_c = (1/C) \int I dt = (IT_c)/C$$

In this case, the capacitor voltage is:



$$V_c = V_{ramp} = (V_{hr} - V_{ir}) = I_{SUM}(T_c/C_1) \tag{1}$$

or:

$$T_c = C_1 \times V_{ramp}/I_{SUM}$$


where $I_{SUM} = [(M_1 I_1) + (M_2 I_2)]$.

The time, T_c , is the ramp charge time, and V_{ramp} is the capacitor ramp charge voltage over the integrated time period. The ramp rate of voltage increase is V_{ramp}/T_c , and is determined by the rate of charge of the capacitor by the source current, I_{SUM} .



92CS-43210

Fig. 11(a) - Equivalent HC/HCT4046A charge circuit of the voltage-controlled oscillator.



NOTES:

1. THE 0.15 VOLT OFFSET AT PIN 6, 7 IS DUE TO CHARGE CURRENT TIMES DRAIN-TO-SOURCE SATURATED ON-RESISTANCE IN THE N-CHANNELS OF G1, G2 NMOS TRANSISTORS.
2. V_{hr} VARIES WITH V_{CC} WHERE $V_{hr} = (0.1V_{CC} + 0.6)$ VOLTS.

92CS-43159

Fig. 11(b) - HC/HCT4046A voltage-controlled-oscillator waveforms.

The CMA gain characteristics for M_1 and M_2 are shown in the curves of Figs. 12, 13, and 14. The values for M_2 as a function of I_2 are shown in Fig. 12. The curves of Fig. 13 show the CMA2 range of linearity for I_2 input. The linear range and values for multiplier M_1 are shown in the curves of Figs. 14(a) and 14(b).

Equation 1 is sufficiently accurate to allow a good approximation of the VCO period ($2T_c$). However, there is a more precisely accurate equation for ramp charge time. In Fig. 11(b), Note 1, attention is called to an offset voltage of approximately 0.15 volt. Fig. 11(a) illustrates the reason for this characteristic in an equivalent circuit, where the mode of switching is for the G_1 - PMOS and G_2 - NMOS transistors in their "on" charge state. The more precise form of the voltage equation should include the NMOS channel resistance, R_n .

Because the trip point, V_{hr} , is the sum of $V_c + V_{rn}$, and does not change in value, and $V_{ir} = V_c(0)$ is approximately -0.7 volt as the initial charge condition on capacitor C_1 :

$$V_{ramp} = V_{hr} - V_{ir} = (V_c + V_{rn}) - V_c(0) = I_{sum} T_c / C_1$$

where:

$$I_{sum} = (M_1 I_1) + (M_2 I_2)$$


and, because $V_{rn} = I_{sum} R_n$:

$$T_c = (V_{ramp} - I_{sum} R_n) C_1 / I_{sum} \quad (2)$$

where V_{ramp} is the same as defined in Equation 1.

As noted above, the initial voltage, $V_c(0)$ is one diode drop below ground, or -0.7 volt, and is equal to V_{ir} . The V_{hr} trip

point for the flip-flop does not change, and was noted to be typically 1.1 volt for $V_{CC} = 5$ volts. As shown in Fig. 11(a), $V_{hr} = V_c + V_{rn}$. This expression shows that less charging time is needed to reach the trip point because V_c is reduced by the $I_{sum} R_n$ voltage drop. The $I_{sum} R_n$ term introduces a characteristic of nonlinear increasing frequency as a function of



92CS-43160

Fig. 12 - Current multiplier ratio M_2 as a function of R_2 bias current.




Fig. 13 - Mirror current as a function of R_2 bias current showing range of linearity.

V_{COin} voltage and is caused by the voltage drop in the NMOS channel resistance. When V_{COin} is increased, the added M_1I_1 current continues to further reduce the sweep-time requirement. For large values of R_1 and R_2 , the effect of resistance R_n is small, and the V_m term in the above equations may be neglected.

When Equation 1 or 2 is used as a first-order approximation, a complete expression for frequency would incorporate

timing for two ramps, plus the propagation delays for each flip-flop state, plus the added time for charging stray capacitance. Either case yields a ramp charge expression. The propagation delay, T_{pd} , is a function of the number of cascaded stages in the flip-flop, plus G_1 and G_2 switching propagation-delay times. The stray capacitance, C_s , from pin 6 to 7 (or from each pin to ground) must be added to the value of C_1 . It should be noted that unbalanced capacitance to ground from pin 6 and pin 7 can contribute an unbalanced duty cycle. In fact, unbalanced capacitance at pins 6 and 7 may be used by design to correct or set the duty cycle. With the frequency-dependent parameters now defined, the VCO frequency becomes:

$$f_{osc} = 1/T_{osc} = 1/(2T_c + 2T_{pd}) \quad (3)$$

Using the simplified expression of Equation 1 to calculate the ramp charging time, and including the appropriate terms for capacitance $C_1 + C_s$, V_{ramp} , and I_{sum} :

$$T_c = [(C_1 + C_s) \times V_{ramp}] / [(M_1I_1) + (M_2I_2)]$$

which expands to:

$$T_c = [(C_1 + C_s)V_{ramp}] / [M_1(V_{COin}/R_1) + M_2(V_{ref}/R_2)] \quad (4)$$

where:

$$I_{sum} = [M_1(V_{COin}/R_1) + M_2(V_{ref}/R_2)]$$

The more precise solution is:

$$T_c = [(C_1 + C_s)(V_{ramp} - I_{sum}R_n)] / I_{sum} \quad (5)$$

The value of T_c is calculated from Equation 4 or 5, and is substituted into Equation 3 to determine the frequency, f_{osc} . For the most part, Equations 3 and 4 provide a reasonably accurate and direct approach to determination of the frequency of the VCO in terms of external component values and known parametric voltage values.




Fig. 14(a) - Mirror current as a function of R_1 bias current showing range of linearity. V_{COin} (pin 9) voltage is $0.5 V_{CC}$.




Fig. 14(b) - Mirror current as a function of R_1 bias current showing range of linearity. V_{COin} (pin 9) voltage is $0.95 V_{CC}$.

VCO Parametric Ranges and Restrictions

When Equations 3 and 4 or 5 are used, it is necessary to adhere to certain range limitations for the components and to seek the correct parametric values for other variables. The following list tabulates the variables of the equations and defines ranges and restrictions.

V_{cc}	Defined in the HC/HCT4046A and HC/HCT7046A data sheets as 7 volts maximum - for normal operation should remain in the range of 3 to 6 volts.		
V_{COin}	The pin 9 voltage, V_{COin} , determines the frequency of the VCO. The control range is 1.0 volt $< V_{COin} < 0.9V_{cc}$; the VCO will become unstable if V_{COin} exceeds the maximum. On the low side, the VCO is not responsive to input level until V_{COin} is ≥ 1.0 volt.	R_2	R_2 is frequently misused. The value of R_2 determines the offset (minimum) frequency of the oscillator. When there is no basic need for an offset frequency, R_2 should be omitted. If it is, no termination is needed at pin 12. When R_2 is not used, and if the detector reference signal is removed, the oscillator's minimum frequency drops to zero. To sustain oscillation during signal dropout, some value of R_2 is needed. The current in R_2 is determined by $I_2 = V_{ref}/R_2 = (V_{cc} - 0.6)/R_2$.
V_{ref}	The internal reference voltage, V_{ref} , is equal to one forward diode drop below V_{cc} ($V_{cc} - 0.6$ volt). Where R_2 is used to fix offset frequency by current I_2 , the V_{ref} level is maintained at pin 12 (R_2) to set the source current, I_2 .	M_1, M_2	The currents I_1 in resistor R_1 and I_2 in resistor R_2 are multiplied in the current mirrors CMA1 and CMA2 and summed to provide the I_{sum} charging current to $C_1 + C_s$. The CMA multiplying factors are, respectively, M_1 and M_2 . Fig. 12 provides curve families for M_2 as a function of I_2 and V_{cc} . The nominal current-multiplier factor for M_1 is determined from the curves of Fig. 14(a).
V_{ramp}	Values for V_{ramp} are defined above with commentary on the effect of $I_{sum}R_n$ which, for many applications, is a second-order effect and can be neglected. As an empirically derived equation, $V_{hr} = (0.1V_{cc} + 0.6)$ volts and $V_{ramp} = (V_{hr} - V_{tr}) = (0.1V_{cc} + 1.3)$ volts.	I_{sum}	Where I_{sum} is defined as $(M_1I_1 + M_2I_2)$, the total sum of $I_1 + I_2$ should not exceed 1.0 milliampere. The multiplier values of M_1 and M_2 are typically 6 to 8 times. At higher levels of current, I_{sum} will degrade VCO linearity. The limits of linear range in the curves of Figs. 13 and 14 should be noted.
C_1	The external VCO timing capacitor between pins 6 and 7 should be greater in value than 40 picofarads. Lower values will be subject to device and layout tolerance variations caused by the stray capacitance at pins 6 and 7.	T_{pd}	Inherent propagation delay as noted in Equation 3 is approximately 10 to 14 nanoseconds for the flip-flop in the feedback loop of the oscillator. For V_{cc} levels of 7 volts, the propagation delay decreases approximately 10%. For 3 volts, the propagation delay increases approximately 30%.
C_s	Stray capacitance at pins 6 and 7 is not limited to pin-to-pin capacitance. Any stray capacitance at pin 6 or pin 7 must be charged and discharged during each normal oscillator cycle.	T_c	The ramp charge time, T_c , for capacitor C_1 is assumed to be equal for pin 6 to 7 or pin 7 to 6 in Equations 4 and 5.
R_1	The value of R_1 determines the frequency of the VCO for the defined V_{COin} range. Note that the	f_{osc}	The oscillator frequency for a given V_{COin} as read at the V_{COout} , pin 4. It may be calculated by means of Equations 3 and 4 or 5.

DESIGN EXAMPLES WITH MEASURED AND CALCULATED RESULTS

The curves of Fig. 15(a) illustrate test-measurement data for the HC/HCT4046A for frequency, f_{osc} , as a function of V_{COin} voltage. Using $R_1 = R_2 = 10$ kilohms, $C_1 = 47$ picofarads, $C_s = 6$ picofarads, and assuming $T_{pd} = 11$ nanoseconds in the circuit of Fig. 15(b), curves for V_{cc} values of 3, 4, 5, and 6 volts were measured and plotted. The dashed lines for the curves B, D, and E were calculated using Equations 3 and 4 and illustrate that there is a

reasonable agreement of measured and calculated results. The effect of an accelerated frequency increase is more noticeable in the $V_{cc} = 5$ volts curve (curve E) with no offset (no R_2), where the measured frequency sweeps up with an increasing slope. The approximation equations, however, are still valid, varying from 5 to 15% error, mostly at the high V_{COin} voltage values. The effects of no offset bias should be noted in the curve for $V_{cc} = 5$ volts and $R_2 = \text{infinity}$ (curve E). Without offset bias, all oscillation stops when the V_{COin} voltage drops below 1.0 volt.




Fig. 15(a) - VCO frequency as a function of input voltage V_{COin} . Both measured and calculated values are shown. $R_1 = R_2 = 10k\Omega$, $C_1 = 47pF$, $C_S = 6pF$, $T_{pd} = 11ns$ @ $V_{cc} = 5V$, and $T_{pd} = 15ns$ @ $V_{cc} = 3V$.




Fig. 16 - VCO frequency as a function of input voltage V_{COin} showing effects of different values of R_1 and R_2 (10 and 100 kilohms).

Although values of 10 kilohms for R_1 and R_2 provide good linearity as a function of V_{COin} for the high-frequency range shown in Fig. 15(a), optimum values for R_1 and R_2 are greater at lower frequencies. This fact is illustrated in the curves of Fig. 16, where the linearity is shown to be better for the larger values of R_1 and R_2 (curve B). The accelerated frequency-increase effect of $I_{sum}R_n$ is more pronounced. The propagation delay is neglected in the curves of Fig. 16 because it is much less than the oscillator period. The effects of stray capacitance are neglected for similar reasons. The simplified solutions using Equations 3 and 4 are shown by the dash lines.

A more accurate calculation was made with Equations 3 and 5 to determine the value of I_{sum} . A value of 50 ohms was




Fig. 15(b) - Test circuit for HC/HCT4046A phase-locked loop VCO.




Fig. 17 - VCO frequency and power supply current as a function of operating voltage V_{cc} showing effects of different values of R_2 (5 and 10 kilohms).

used to calculate the $I_{sum}R_n$ term. The calculated results for this curve quite accurately overlay the measured, solid-line curves. In this calculation, the values of M_1 and M_2 were set 15% low to obtain the exact tracking match.

The curves of Fig. 17 show measured data and illustrate the dependence of the offset frequency on V_{cc} . The frequency is in megahertz and the power supply current in milliamperes. These parameters are plotted against power-supply voltage. I_{cc} is shown for R_2 offset frequency bias resistors of 5 and 10 kilohms. The supply current increases with a decrease in the value of resistor R_2 , and also increases with the switching frequency because of the added current needed to charge and discharge the device equivalent capacitance, C_{pd} .

The curves of Fig. 18 show the effect of increasing the values of resistors R_1 and R_2 by ten times with all other factors remaining the same. Curve A is plotted at 10 times the measured frequency, while curve B is plotted at the frequency of the measured data. The two curves should overlay one another. The current multiplier ratios, however, are higher at lower current bias levels, a factor that causes the frequency defined by curve A to be slightly more than ten times that of curve B. The curves illustrate that frequency can be changed by a linear scale factor with a change in R_1 or R_2 . Similar frequency changes may also be made by adjustment of C_1 . An exception to be noted is that effects of T_{pd} and C_s will produce a ratio adjustment error in the high-frequency range. Fig. 19(a) demonstrates the results of a different method of frequency control by "splitting" capacitor C_1 and returning pin 6 and pin 7 separately through capacitors C_{1A} and C_{1B} to ground. Illustrated in Fig. 19(b), this method has the facility to control the duty cycle, which is the ratio of capacitors C_{1A} and C_{1B} . The V_{ramp} conditions change from -0.7 volts as a starting point to ground or zero volts. The V_{hr} trip point is unchanged. The current charge path for each capacitor is through its respective G_1 or G_2 PMOS device, and the discharge path is through the associated NMOS device. Frequency calculations for this type of circuit are based on a separate calculation for each capacitor charge ramp and the addition of the results for the total period time. The same equations are used in the calculations, but the empirical equation for V_{ramp} becomes:

$$V_{ramp} = V_{hr} - V_{ir} = 1.1 - 0 = 1.1V$$

where $V_{cc} = 5.0$ volts.

For other V_{cc} values, $V_{hr} = (0.1V_{cc} + 0.6)$ volts. The simplified calculation is shown by the dashed line in Fig. 19(a) to be in reasonable agreement with empirical results. Where the RC discharge may not reach ground before the charge cycle starts, $V_{ir} = V_c(0)$ assumes this value. The waveform characteristic is shown in Fig. 19(b).




Fig. 18 - VCO frequency as a function of input voltage V_{COin} showing effects of different values of R_1 and R_2 (10 kilohms and 1 megohm).




Fig. 19(a) - VCO frequency as a function of input voltage V_{COin} showing duty cycle control obtained by splitting capacitor C_1 and controlling ratio of C_{1A} and C_{1B} .




Fig. 19(b) - Evaluation circuit and waveforms for the Fig. 19(a) curve.

Possible applications of the split-capacitor method described above include horizontal and vertical timing circuits for image display systems as well as gating and blanking functions where, for a variety of reasons, pulse-width control may be needed.

DESIGN EXAMPLES WITH AND WITHOUT OFFSET

The equations derived thus far have provided a means to calculate frequency. However, frequency is usually the known parameter. If it is not known, an approximation may be initially calculated, followed by an iterative adjustment for the final desired result. Dynamic range limitations may be more easily accommodated by following this procedure.

Example No. 1 With Offset

For a supply voltage $V_{CC} = 5$ volts and given:

$$\begin{aligned} f_o \text{ (center frequency)} &= 400 \text{ kHz} \\ f_{\min} \text{ (offset frequency)} &= 250 \text{ kHz} \\ f_{\max} &= f_o + 2(f_o - f_{\min}) = 550 \text{ kHz} \end{aligned}$$

The curves plotted thus far indicate that a value of 0.01 microfarad may be a suitable value for C_1 , and that propagation delay and stray capacitance may be neglected. For convenience, assume that the multiplying factor $M = M_1 = M_2 = 7.2$ and, from previously noted values, $V_{\text{ramp}} = 1.8$ volts. First calculate the offset frequency by setting $VCO_{in} = 0$ volts. With these simplified conditions, Equations 3 and 4 become:

$$f_{\min} = 1/2T_c = 1/2(C_1 V_{\text{ramp}}/M_2 I_2)$$

or:

$$f_{\min} = 2M_2 V_{\text{ref}}/C_1 V_{\text{ramp}} R_2$$

where $I_2 = V_{\text{ref}}/R_2 = (V_{CC} - 0.6)/R_2 = 4.4/R_2$.

Solving for R_2 yields:

$$\begin{aligned} R_2 &= M_2 V_{\text{ref}}/2C_1 V_{\text{ramp}} f_{\min} \\ &= (7.2 \times 4.4)/(2 \times 0.01 \mu\text{F} \times 1.8 \times 250 \text{ kHz}) \\ &= 3.52 \text{ kilohms} \end{aligned}$$

If this low value of R_2 is used, the resultant $I_{\text{sum}} R_n$ will cause pronounced nonlinearity, as shown in Fig. 16, curve A. Better linearity can be achieved with an R_2 of 35.2 kilohms and by scaling frequency; C_1 can also be set to 1000 picofarads. This choice seems practical because the assumption is that stray capacitance, C_s , is 6 picofarads, which is not a significant percentage of C_1 . R_2 should be further adjusted by choosing a value for it of 36 kilohms, which is close to a standard value of resistance.

From the known maximum frequency, f_{\max} , and given the value of R_2 , R_1 may be calculated. Assume that the maximum frequency will occur at approximately $VCO_{in} = V_{\text{ref}} = 4.4$ volts. The same values of M_1 and M_2 as used above will continue to be used for this approximation. The problem now is to find a parallel value of R_1 and R_2 (R_{eq}) for the calculation of f_{\max} where:

$$\begin{aligned} R_{\text{eq}} &= M VCO_{in}/2C_1 V_{\text{ramp}} f_{\max} \\ &= (7.2 \times 4.4)/(2 \times 1000 \text{ pF} \times 1.8 \times 550 \text{ kHz}) \\ &= 16 \text{ kilohms} \end{aligned}$$

For $R_2 = 35.2$ kilohms, R_1 is determined to be 29.3 kilohms, or approximately 30 kilohms to the nearest standard value. With these values and Equations 3 and 4, the calculations for the frequency can be fine tuned. With V_{ref}/R_2 at 122 microamperes, M_2 from Fig. 12 becomes 7.3. Similarly, when $VCO_{in} = V_{CC}/2$, $VCO_{in}/R_1 = 83$ microamperes, which, from Fig. 14(a), yields $M_1 = 6.2$.

T_c and f_{osc} as a function of VCO_{in} can be calculated from these values and, if needed, R_1 and R_2 can be adjusted to meet the desired center-frequency condition. That is, for $C_s = 0$, $T_{pd} = 0$, $R_1 = 30$ kilohms, $R_2 = 36$ kilohms, $C_1 = 1000$ picofarads, $V_{\text{ref}} = 4.4$ volts, $V_{\text{ramp}} = 1.8$ volts, $M_1 = 6.2$, $M_2 = 7.3$, and $V_{CC} = 5$ volts:

$$\begin{aligned} f_{\text{osc}} &= 1/2T_c = [M_1(VCO_{in}/R_1) + M_2(4.4/R_2)] / 2C_1 V_{\text{ramp}} \\ &= [6.2(VCO_{in}/30 \text{ kilohm}) \\ &\quad + 7.3(4.4/36 \text{ kilohm})] / (2 \times 1000 \text{ pF} \times 1.8 \text{ V}) \end{aligned}$$

The table below gives calculated and measured oscillator frequency values for different values of VCO_{in} .

VCO _{in} (V)	f _{osc} (kHz)	
	Calculated	Measured
0.0	248	280
1.0	305	318
2.5	391	384
4.4	500	492

The calculated solution is in reasonable agreement with the desired results as shown by the measured data. Depending on the application, some adjustment of R_2 may more closely fit the f_{osc} value.

Example No. 2 - Without Offset

Given: $f_o = 400$ kilohertz, $V_{CC} = 5.0$ volts

Without offset, the calculation is simplified to:

$$f_{\text{osc}} = 1/2T_c = M_1(VCO_{in}/R_1) / 2C_1 V_{\text{ramp}}$$

Drawing on the experience of the previous calculation, M_1 is approximately 6.2 and VCO_{in} is set to 2.5 volts for the center-frequency calculation. Solving for R_1 :

$$\begin{aligned} R_1 &= 6.2(2.5/f_o) / 2 \times 1000 \text{ pF} \times 1.8 \text{ V} \\ &= 10.8 \text{ kilohms} \end{aligned}$$

Using 11 kilohms for R_1 , gives:

VCO _{in} (V)	f _{osc} (kHz)	
	Calculated	Measured
1.0	157	139
2.5	391	352
4.4	699	697

In this example the error is larger, but the dynamic range needed for the high and low end of the frequency range is there. The center-frequency value of VCO_{in} is slightly to the high side of 2.5 volts.

"THUMB RULES" FOR QUICK CALCULATIONS

The above two examples imply that simple equations and "thumb-rules" can be effectively applied to the determination of required parameters. Designers, however, should remain alert to the fact that large values of I_{sum} with frequencies in the megahertz range do require use of the expanded Equations 3, 4, and 5. For extreme ranges of current and voltage, other errors may be added. However, reasonable approximations of the offset frequency, f_{\min} , and the maximum frequency, f_{\max} , can be made. Where $T_{pd} \ll 1/f_o$ or the frequency range is less than 1.0 megahertz and the I_{sum} currents are reduced so that $I_{\text{sum}} R_n \ll V_{\text{ramp}}$, the errors will generally be less than 15%. The quick-approximation equations are derived as follows:

From Equation 4, solving for $f_{\min} = 1/2T_c$ at $V_{CC} = 5 \text{ V}$, $VCO_{in} = 0 \text{ V}$, $C_s = 0 \text{ pF}$, $V_{\text{ramp}} = 1.8 \text{ V}$, and $M_1 = M_2 = 7$ yields:

$$f_{\min} = K_a/(R_2 C_1) \tag{6(a)}$$

where K_a is a constant that varies with V_{CC} .

To find f_{\max} with $VCO_{in} = V_{\text{ref}} = 4.4 \text{ V}$, $V_{CC} = 5 \text{ V}$, $C_s = 0 \text{ pF}$, $V_{\text{ramp}} = 1.8 \text{ V}$, and $M_1 = M_2 = 7$:

$$f_{\max} = K_a/(R_{\text{eq}} C_1) \tag{6(b)}$$

where R_1 in parallel with R_2 is equal to R_{eq} . Then, an extrapolation from f_{min} at $V_{COin} = 0$ to f_{max} at $V_{COin} = 4.4$ volts yields a quick $y = mx + b$ equation approximation to f_{osc} :

$$f_{osc} = [(f_{max} - f_{min})/K_b]V_{COin} + f_{min} \quad (6(c))$$

where K_b at f_{max} is 4.4 for $V_{CC} = 5$ V or 5.4 for $V_{CC} = 6$ V. K_a at f_{max} and f_{min} is 8.5 for $V_{CC} = 5$ V and 10 for $V_{CC} = 6$ V.

The solution is provided as a time constant for R_2C_1 or $R_{eq}C_1$, where C_1 is assumed, followed by a calculation for R_1 and R_2 .

The choice of offset frequency is not as simple as it first appears. The true offset with respect to phase lock starts when the V_{COin} is approximately 1.0 volt. The lock-in range where $2f_1 = (f_{max} - f_{min})$ is limited by this condition. As such, the lock-in range is only 60% of the V_{COin} control range for $V_{COin} = 0$ V to $V_{COin} = 2.5$ V or ($V_{CC}/2$). Using the lower VCO control range as a boundary condition for lock-in, $0.6(f_0 - f_{min}) = f_1$.

Where f_{min} is the offset frequency, the thumb-rule equation for offset in terms of center frequency and lock range is:

$$f_{min} = f_0 - 1.6f_1 \quad (6(d))$$

TABULATED SOLUTIONS

The expanded Equations 1 through 5 have been written into a computer program using empirically derived equations from the curves and data for I_1 , I_2 , M_1 , M_2 , and T_{pd} . This program is included in Appendix III. PC calculations and thumb-rule solutions have been calculated and compared to measured data to evaluate the frequency error in several applications. Appendix IV gives R_1 , R_2 , and C_1 values with "Calc. f_{osc} " PC solutions from Equations 3, 4, and 5. The "Approx. f_{osc} " values are given by the thumb-rule solutions from Equations 6(a), 6(b), and 6(c). The solutions shown below are based on high and low inputs to V_{COin} , and have larger estimate errors than those previously shown and plotted. The most accurate frequency calculations are determined by having the correct values for M_1 and M_2 , which, for the full range of V_{COin} , are not constant. The preferred solutions are derived for a V_{COin} voltage near $V_{CC}/2$, where the curves for I_1 as a function of pin 6 and pin 7 current plots are most accurate. The example data given here is based on single result values from constructed PC boards (see Appendix V).

FILTER DESIGN FOR THE HC/HCT4046A

The third element of the HC/HCT4046A PLL to be discussed is the filter requirements for proper operation of the loop. An understanding of various technical terms is assumed. For further assistance, the reader is referred to Appendix II and the bibliography. It is important to remember that the filter characteristic is a key factor in determining the overall gain and phase response of the loop. Stability criteria is covered in general references on feedback theory along with other subjects including Bode plots, root-locus plots, and Nyquist criteria. The use of Laplace transforms with partial fraction expansions, the final value theorem, and other techniques should be very helpful to the dedicated designer of PLL circuits. Loop equations in Fig. 20 are expressed in terms of the complex frequency domain.

Three basic types of low-pass filter (LPF) are commonly used in PLL circuits. All LPFs perform the basic function of

removing high-frequency components resulting from the multiplier process of the phase comparator. Fig. 20 shows these common forms of the LPF along with equations for the loop as applied to PLLs of second-order systems.

Another characteristic of the PLL is phase jitter, which may occur because the VCO is frequency modulated by the ripple output of the LPF. Moreover, noise may initiate fast changes in phase error and cause conditions of variable damped oscillation in the loop. Characteristics common to the PLL are noted in the following discussion, which also provides examples and data.

The LPF integration properly determines the time constant of the filter and affects the loop during frequency acquisition. A low-leakage termination for the filter provides a constant dc level to the VCO and maintains a minimum phase-shift relation between the VCO signal and the PLL input signal. The HC/HCT4046A features a very high resistance load to the LPF where the input resistance of the VCO is of the order of 10^{12} ohms. In many applications, particularly at high frequency, leakage currents can cause an unacceptable phase error.

Loops are frequently referred to by type and order designation. Type is less commonly used and refers to the number of perfect integrators in the loop or the number of poles at the origin of the complex frequency plot. An example of a Type I would be a simple first-order PLL where there is no filter [$f(s) = 1$]; integration of the VCO provides the one pole. The order of the loop is a more commonly used term and refers to the highest power of s in the denominator of the closed loop transfer function, $H(s)$. The application examples that follow are based on second-order systems, which represent the most common use of PLL circuits employing the HC/HCT4046A.

LOOP EXAMPLES

1. Low-Pass Filter Using PC1

This first example illustrates the effects of parameter variation; PC1 and the simple RC lag LPF of Fig. 20(a) are used. The given conditions for this example are:

$$f_0 = 27.5 \text{ kHz and } f_{min} = ? \text{ kHz} \\ V_{CC} = 6 \text{ V, } V_{COin} \text{ range is } 1 \text{ to } 5.5 \text{ V}$$

The tendency for the novice designer is to specify an offset frequency close to the desired center frequency. This choice reduces the VCO gain factor and adds a resistor to the circuit. The need for an offset frequency specification should always be questioned. Occasionally, an offset frequency may be needed if the application requires continuing oscillation when the V_{COin} input drops below 1.0 volt. The arbitrary assumption in this example is the choice of $f_{min} = 0$ or no offset.

To find the VCO parameters, the designer should initially calculate R_1 and C_1 by considering the V_{COin} level at $V_{CC}/2$ or 3 volts. For this working frequency range, the consideration of stray capacitance and propagation delay can be dropped. Using the thumb-rule equation developed in the VCO section, the $y = mx + b$ equation form can be used for $f_{min} = 0$ and $V_{CC} = 6$ V, where $K_a = 10$ and $K_b = 5.4$. Then, R_{eq} reduces to R_1 , and Equations 6(b) and 6(c) combine as:

$$f_{osc} = V_{COin}/(0.54R_1C_1)$$

By choosing $C_1 = 0.012$ microfarad, R_1 becomes 16.8 kilohms for $V_{COin} = 3$ volts and $f_{osc} = f_0 = 27.55$ kilohertz. The

actual component values used were $R_1 = 16.4$ kilohms and $C_1 = 0.012$ microfarad. Frequency calculations for a VCO_{in} of 1 and 3 volts using the above equation are as follows:

VCO_{in} (V)	f_{osc} (kHz)	
	Calculated	Measured
1.0	9.4	—
1.24	11.7	10
3.0	28.2	—
3.34	31.4	27.5

The values shown are a reasonable approximation of the required values.

The VCO gain factor, K_o , must be determined for the filter design. Either the slope of the curve for f_{osc} as a function of VCO_{in} can be used or a value can be calculated from the differentiated frequency expression. If $I_{sum}R_n \ll V_{ramp}$, then the $I_{sum}R_n$ term may be dropped. In this case, the calculated error is approximately 3% at $VCO_{in} = V_{CC}/2$. Using Equations 3 and 4, substituting T_c into the f_{osc} equation, and dropping the $I_{sum}R_n$ and T_{pd} terms yields:

$$f_{osc} = I_{sum} / 2C_1V_{ramp} = M_1VCO_{in} / 2R_1C_1V_{ramp}$$

The differential with respect to VCO_{in} is given by:

$$K_o = d(f_{osc}) / d(VCO_{in}) = M_1 / 2R_1C_1V_{ramp}$$

This result is the same as the differential of $VCO_{in} / (0.54R_1C_1)$ if $M_1 = 7$ and $V_{ramp} = 1.9$ volts are assumed.

Substituting values $M_1 = 7$, $V_{ramp} = 1.9$ volts, $R_1 = 16.4$ kilohms, and $C = 0.012$ picofarad yields:

$$K_o = 9.4 \text{ kilohertz/volt or } 59.1 \text{ kiloradians/volt}$$

The K_d gain factor for the PC1 detector can then be calculated as:

$$K_d = V_{CC}/\pi = 6/3.1416 = 1.91 \text{ volts/radian}$$

The loop gain factor, not including the filter, is given by:

$$K = K_oK_d = 112,800$$


As shown in Fig. 20(a), for any second-order system, the loop natural frequency, ω_n is:

$$\omega_n = (K/\tau)^{0.5}$$

where τ is the integrating time constant of the loop filter. For the simple lag filter of Fig. 20(a), $\tau_1 = R_3C_2$.

Beyond this point, assumptions or specifications are needed with respect to the design requirements. One may optimize for noise, jitter, sweep rate, pull-in time, etc., depending on the application. For general and wide-ranging requirements, values for the loop-3dB bandwidth, ω_{3dB} , and loop natural frequency can be assumed. Another choice is to look at the relation of noise bandwidth to damping factor, ζ . If settling time is important, examine the phase error and damping factor as a function of $\omega_n t$ ($t = \text{time}$) where, for the settling time to be 90% complete, the value of ω_n is given by the allowed settling time. Quoting from Gardner (and others see bibliography), for a phase error due to a step in delta phase, $\omega_n t$ should be 4 for a damping factor of 0.5.

The simple lag filter has a limited range of capability but it can be effective in noncritical applications. The R_3C_2 time constant can be chosen by trial and error or by thumb rule as the reciprocal of 1.5 to 3 times the frequency. This



(A)

$$F_1(s) = 1/(s\tau_1 + 1)$$


$$\tau_1 = R_3C_2$$

$$H_1(s) = (\omega_n^2 / (s^2 + 2\zeta\omega_n + \omega_n^2))$$

$$\omega_n = (K_oK_d/\tau_1)^{0.5}$$

$$\zeta = (1/4\tau_1K_oK_d)^{0.5}$$

92CS-43170



(B)

$$F_2(s) = (s\tau_2 + 1) / [s(\tau_1 + \tau_2) + 1]$$

$$\tau_1 = R_3C_2$$


$$\tau_2 = R_4C_2$$

$$H_2(s) = [s(2\zeta\omega_n - \omega_n^2) + \omega_n] / (s^2 + 2\zeta\omega_n + \omega_n^2)$$

$$\omega_n = (K_oK_d/(\tau_1 + \tau_2))^{0.5}$$

$$\zeta = (\omega_n/2)[\tau_2 + (1/K_oK_d)]$$

92CS-43171



(C)

For large values of A (amp gain):

$$F_3(s) = -(s\tau_2 + 1) / s\tau_1$$

$$\tau_1 = R_3C_2 \quad \tau_2 = R_4C_2$$

$$H_3(s) = (2\zeta\omega_n s + \omega_n^2) / (s^2 + 2\zeta\omega_n s + \omega_n^2)$$

$$\omega_n = (K_oK_d/\tau_1)^{0.5}$$

$$\zeta = \omega_n\tau_2/2$$

92CS-43172

Fig. 20 - Forms of low-pass filters (LPF) and associated loop equations.

approach favors lower damping factors to achieve low jitter with compromises for pull-in range and time. Two filters were tried for this example, as follows:

τ_1	R_3	C_2	pull-in	ω_n (calc.)	ζ (calc.)
2.5 ms	51 k Ω	0.047 μ F	± 1 kHz	6717 rad/s	0.032
25 μ s	51 k Ω	487 pF	± 4.25 kHz	67.17 krad/s	0.32

When filters are designed by choosing an ω_{3dB}/ω_n ratio, the simple lag filter has a solution in terms of ζ that is different from that of the lag-lead solution. In any case, the ω_{3dB} solutions are derived by setting $|H(j\omega)|^2 = 0.5$ and solving for ω_{3dB}/ω_n . However, experience is the best teacher, and the assumption of time-constant values, followed by the measuring and plotting of results, is an effective way to optimize values for those parameters important to an application.

2. Using PC2 With a Lag-Lead Filter

In this example, the lag-lead filter shown in Fig. 20(b) is used, and no offset-frequency requirement is specified. For the VCO section:

$$V_{CC} = 6 \text{ V, } f_{osc} = 1.2 \text{ MHz at } VCO_{in} = 4.5 \text{ V}$$

After following procedures similar to those described in the previous examples, the value of C_1 is determined to be 100 picofarads, and R_1 is found to be 62 kilohms. The VCO measurements are then:

$$f_{osc} = 1.16 \text{ MHz at } VCO_{in} = 4.5 \text{ V}$$

$$f_{osc} = 380 \text{ kHz at } VCO_{in} = 1.6 \text{ V}$$

and the following can be calculated:

$$K_o = V_{CC}/4\pi = 0.48 \text{ V/rad}$$

$$K_d = (1.2 - 0.38)\text{MHz} \times 2\pi / (4.5 - 1.16)\text{V} = 1.77\text{E6 rad/V}$$

$$K = K_o K_d = 0.85\text{E6}$$

The relation of the filter bandwidth, defined as ω_f , may be used to establish the relation of τ_1 and τ_2 in the lag-lead filter. Then, defining the ratio of ω_f to ω_n provides a practical basis for comparing time constants to the active parameters of the loop. The solution of $|f(j\omega)|^2 = 0.5$ yields:

$$\omega_f = 1/(\tau_2^2 + 2\tau_1\tau_2 - \tau_1^2)^{0.5}$$

which may be used to calculate τ_1 and τ_2 after the ω_f/ω_n ratio is assumed. Then, using the equation of Fig. 20(b):

$$\omega_n = [K/(\tau_1 + \tau_2)]$$

filter-component values R_3 , R_4 , and C_2 can be derived as follows:

Given: $\omega_f = 1\%$ of f_{min} , $\omega_f/\omega_n = 1/8$

Calculate: $\tau_1 = 0.0346$ ms, $\tau_2 = 0.0092$ ms

$$R_1 = 51 \text{ kilohms, } R_4 = 1.36 \text{ kilohms,}$$

$$C_2 = 0.00068 \text{ microfarad}$$

Where jitter is the ratio of phase displacement to signal period, the following PLL results were obtained:

SIG _{in} (kHz)	Jitter (ns)	Percent of Period
1200	< 28	2.4
790	< 20	1.6
380	50	1.9

3. Simple Low-Pass Filter Using PC2

This example uses the results of Example No. 1 and redefines the criteria for the loop:

Given: $\omega_f = 100$ Hz, $\omega_f/\omega_n = 1/10$

$$K_d \text{ is now } V_{CC}/2\pi = 6/2\pi = 0.955 \text{ V/rad}$$

Basing this example on measured data:

$$K_o = 51400 \text{ rad/V}$$

$$K = K_o \times K_d = 49095$$

Using $\omega_n = (K/\tau_1)^{0.5}$ and the value of ω_n from the given data gives:

$$\tau_1 = 1.24 \text{ ms, } R_3 = 51 \text{ kilohms, } C_2 = 0.024 \mu\text{F}$$

Measured results give 0.5 microsecond of jitter (1.4% of period) at 27.5 kilohertz.

4. Simple Low-Pass Filter Using PC2 With Divide-By-N

This example uses one of the examples given in the VCO measured-data section above:

$$V_{CC} = 6 \text{ V}$$

$$R_1 = 43 \text{ kilohms, } C_1 = 39 \text{ pF}$$

$$\text{For } K_o, f_{osc} \text{ meas. at } VCO_{in} = 3 \text{ V}$$

$$K_o = 6.12\text{E6 rad/V}$$

$$K_d \text{ is } 0.955 \text{ V/rad (from previous example)}$$

Using the HC4024 7-Stage Binary Ripple Counter for a divide-by-N of 128 and PC2 in a simple RC LPF, the loop frequency is 20 kilohertz and:

$$K = K_o(K_d/N) = 45660$$

If it is assumed that ω_f is 1% of the loop frequency or $\omega_f = 200$ Hz, and that $\omega_f/\omega_n = (1/8)$, then $\omega_n = (K/\tau_1)^{0.5}$ gives a time constant, τ_1 , of 451 milliseconds. Choosing $R_3 = 51$ kilohms gives $C_2 = 0.0088$ microfarad. The jitter measured during lock was less than 0.6 microsecond or 1.2 %.

A tabulation of results using the same VCO and divide-by-N ratio, where ω_f is 1% of the 20-kHz loop (200 Hz) and ω_f/ω_n is varied, is shown in Table 1.

Table 1 - Results for Simple Low-Pass Filter Using PC2 with Divide-By-N

ω_f/ω_n	ω_n (calc.) (rad/s)	τ_1 (calc.) (ms)	R_3 (calc.) (kilohms)	C_2 (calc.) (μ F)	Jitter(meas.) (μ s)	ζ (calc.) (d.f.*)
3	3774	3.206	51	0.0628	5	0.041
5	6290	1.154	51	0.0226	2	0.069
8	10064	0.451	51	0.0088	0.6	0.11
10	12580	0.288	5	0.0056	1.2	0.14

*d.f. = damping factor

The range of pull-in remained typically the same for the 20-kilohertz loop. The pull-in measured 6 to 37 kilohertz.

5. Simple RC LPF Using Frequency Offset and PC2

To provide a comparison with loop example No. 4, a VCO example without the divide-by-N was developed using $R_1 = 160$ kilohms, $R_2 = 180$ kilohms and $C_1 = 0.005 \mu F$. The measured frequency for $V_{CC} = 6$ V is:

VCO _{in} (V)	f _{osc} (meas) (kHz)
0	15.38 (offset)
1	17.85
1.75	20
3	22.78

Table II - Results for Simple RC LPF Using Frequency Offset and PC2

ω/ω_n	ω_n (calc.) (rad/s)	τ_1 (calc.) (ms)	R_3 (calc.) (kilohm)	C_2 (calc.) (μF)	Jitter(meas.) (μs)	ζ (calc.)
3	3774	3.206	51	0.011	5.5	0.18
6.3	7952	1.154	51	0.0041	4	0.3
8	10064	0.451	51	0.00161	2	0.48
10	12580	0.288	51	0.001	0.6	0.6

$K_o = 2\pi(22780 - 20000)/(3 - 1.75) = 13973 \text{ rad/V}$
 K_d is 0.955 V/rad
 $K = K_o K_d = 13344$

Using $\omega_1 = 200$ Hz and $\omega_1/\omega_n = 1/10$, and solving as above gives the results of table II.

The pull-in is typically 18 to 33 kilohertz for this example. It should be noted that the damping factor, ζ , is higher than in example No. 4. With offset, the loop-gain factor, K, is approximately 1/3 less.

LPF DESIGN SUMMARY

There are several points to be made on the subject of LPF design. The examples shown in this Note are given as illustrations of HC/HCT4046A PLL capability. Indeed, the best recommendation for a general-purpose PLL would be to use an active filter. The gain factor, K, would then provide another degree of latitude in the many compromises of PLL design. The second best filter would be the lag-lead filter network design, where the added resistor provides a semi-independent control over the damping factor of the loop, a key requirement in tracking systems. The lag-lead, however, is an imitation of the active filter only for a limited range of component values. If the primary requirement is to phase-lock two frequencies synchronously together, and response time is not a major factor, the simple RC filter may be quite adequate for this purpose.

Because the filter design is not rigid, options exist to vary the design approach. Optimizing by trial and error should be considered in all cases. One should always be aware that textbook approaches are often developed for applications not identified or with limitations and assumptions not given. A few points that may help to clarify the assumptions made in the examples given in this Note are as follows:

1. Open-loop analysis has limited significance. The PLL is a system within itself, and nearly all technical material is presented in the form of a closed-loop analysis. The "bottom line" is that the filter must be designed with the entire loop in mind.
2. The HC/HCT4046A VCO gain factor, K_o , is dependent on the center frequency, f_o , and the offset frequency, f_{min} . That is, K_o is approximately $(f_o - f_{min})/(V_{CC}/2)$. If any of the VCO parameters such as R_1 , R_2 , or C_1 change, then K_o and the filter design requirements will change.

3. The use of a filter bandwidth of 1% of the signal or loop frequency may not achieve the desired results in all applications. Because no specific applications were defined in the above material, the 1% filter bandwidth, ω_1 , was chosen as a practical way to achieve simple phase-lock results, given that ω_1/ω_n is chosen for a practical range of component values. In any case, the designer should be aware of the common parameters used to describe the PLL performance, such as damping factor, ζ ; loop natural frequency, ω_n ; noise bandwidth, BL (or 2BL); and the loop gain, $K = K_o K_d$.
4. The damping factor can be used as a starting point for design assumptions. For some applications, this approach could be a better one than choosing bandwidths. The system response, however, must take into account both the loop natural frequency and the damping factor.
5. As noted in the VCO description, the linear range of the HC/HCT4046A extends from 1 volt to approximately $V_{CC} - 1$ volt. Operation of the VCO_{in} at or near the V_{CC} level is not recommended because the linear range of the internal differential amplifiers (CMA circuit) is exceeded. When this level of operation occurs, the K_o of the VCO increases rapidly and may cause loop instability. The application of active op-amp filter circuits using such devices as the CA5470 can limit the maximum positive voltage swing to approximately the correct level while operating from the same V_{CC} supply as the HC/HCT4046A.

The designer should apply high-speed application-circuit techniques when using High-Speed CMOS PLL devices; the switching speed can produce higher harmonic components. Good rf bypassing techniques with good filtering are recommended in the design of the power-supply distribution to minimize any potential EMI problems.

BIBLIOGRAPHY AND REFERENCES

1. **Phase-Lock Techniques**, F.M.Gardner, John Wiley & Sons, NY
2. **Frequency Synthesis**, V.F.Krupa, John Wiley & Sons, NY
3. **Engineering Electronics**, J.D.Ryder, McGraw Hill, NY
4. "Color-Carrier Reference Phase Synchronization Accuracy in NTSC Color Television," D.Richman, **Proceedings IRE**, 42, 106-33, 1954
5. "Miniaturized RC Filter Using Phase-Locked Loop," G.S.Moschytz, **Bell System Tech. Journal**, page 829, 1965

ACKNOWLEDGMENTS

Contributions to this Application Note were provided by J. Nadolski (device characteristics) and C. Lee (PLL filter examples).

APPENDIX I - PHASE COMPARATOR SUMMARY INFORMATION

Type	PC1	PC2	PC3
	XOR	Pos-Edge-Trig. JK Flip-Flop	Pos-Edge-Trig. RS Flip-Flop
PC_{out} $V_{PC}(out)$, (SIG _{in} High)	$V_{DD}/2$	Low	High
Locked Phase Diff., ϕ (SIG _{in} ref.)	$\pi/2$	0	π
Filtered PC_{out} , V_{DEMout}	$(V_{CC}/\pi) \phi$	$(V_{CC}/4\pi) \phi$	$(V_{CC}/2\pi) \phi$
Requires 50% Duty Cycle?	Yes	No	No
Lock Detector	No	Yes(HC/HCT7046A)	No
Phase Pulses Out	No	Yes(HC/HCT4046A)	No

APPENDIX II - LOOP PARAMETERS AND EQUATIONS

Fig. 1(a) showed the fundamental PLL block diagram and the relationships of the various loop parameters. The relationships of these parameters are determined by the transfer characteristic of each functional block of the loop. Following is a brief explanation in terms of parameter functions; further details may be found in various reference texts.

K_d is the phase-comparator conversion gain factor expressed in units of volts/radian. It is determined by the equation $V_d = K_d(\phi_1 - \phi_o)$ or $K_d = V_d/(\phi_1 - \phi_o)$. For the phase comparators of the HC/HCT4046A, $V_d = V_{DEMout}$ and, assuming ripple and noise are suppressed, K_d for PC1, PC2, and PC3 may be expressed as:

$K_d(PC1) = V_{CC}/\pi$ (A1)
 $K_d(PC2) = V_{CC}/2\pi$ or $V_{CC}/4\pi$ (mode dependent) (A2)
 $K_d(PC3) = V_{CC}/2\pi$ (A3)

Equation A2 is generally used in the $V_{CC}/4\pi$ form. In this Note, however, the $V_{CC}/2\pi$ form is used because PC2 is not fully periodic. It is periodic only as long as the phase is changing in one direction. As such, it is sequential with $V_{CC}/2\pi$ gain. In the PC2 slip mode there is a similar but opposite phase characteristic to that of PC3. In the PC2 lock mode there is both up and down ranging, but typically from $V_{CC}/2$, giving the $V_{CC}/4\pi$ gain factor.

K_o is the VCO gain factor expressed in radians/second-volt or Hz/volt (rad/s is used for brevity) in the text. Where the derivative of phase is frequency:

$f_{osc} = d\phi/dt = K_o V_c$

Using Laplace transforms for the complex frequency domain, $d\phi/dt$ becomes $s\phi(s)$, and $s\phi(s) = K_o V_c(s)$. If

an initial condition of $\phi_o(t) = 0$ is assumed at $t = 0$, the VCO gain factor is given by:

$K_o = s\phi(s)/V_c(s)$

and the VCO gain is given by:

$\phi(s)/V_c(s) = K_o/s$ (A4)

It is important to note that a simplification of the steady-state loop response can be derived from the Laplace-Transform final-value theorem, which states that the $\lim[\phi(t)]$ equals $\lim[s\phi(s)]$ where t goes to infinity as s goes to zero. That is, simplified calculations can be made without transforming back to the time domain.

$F(s)$ is the loop filter transfer function. The order of the loop is determined by the type of filter used. The most common filter and the type discussed in this Note is the second-order, as defined by the power of s in the denominator of the complete loop transfer function. Fig. 1(b) shows the simplest filter with a series R and shunt C. Fig. 20 shows the most commonly used filters and gives the transfer functions for each.

$H(s)$ is the closed-loop gain. Although the PLL system has limited meaning as an open loop, the open-loop gain elements can be used in a general closed-loop feedback expression to determine the expression for $H(s)$. The open-loop gain, $G(s)$, is given by:

$G(s) = (K_o/s)K_dF(s)$

and the closed-loop gain $H(s)$ is given by:

$H(s) = G(s)/[1 + G(s)]$
 $= K_o K_d F(s)/[s + K_o K_d F(s)]$ (A5)

APPENDIX II - LOOP PARAMETERS AND EQUATIONS (CONT'D)

$\phi e(s)$ is the phase error ($\phi_i - \phi_o$) and is closely related to the closed-loop gain. With $\phi_o(s)/\phi_i(s) = H(s)$ and with manipulation:

$$[\phi_i(s) - \phi_o(s)]/\phi_i(s) = 1 - [\phi_o(s)/\phi_i(s)]$$

or:

$$\phi e(s) = 1 - H(s) \quad (A6)$$

This expression with the final-value theorem can lead to a simpler and quicker solution than transforming back to the time domain.

- ω_n is the natural frequency of the second-order loop from terminology used in earlier feedback and servo theory. It is analogous to ringing frequency in an RLC circuit. Refer to the loop equations in Fig. 20 for the values of ω_n .
- ζ is the damping factor (ratio) of the second-order loop from terminology used in earlier feedback and servo theory. Critical damping occurs for $\zeta = 1$. Refer to the loop equations in Fig. 20 for the damping factor equations.
- ω_{3dB} is used to define the conceptual relationship of 3dB bandwidth for the closed loop. It is determined by setting the squared absolute magnitude of the transfer function $|H(j\omega)|^2 = 0.5$ and solving for ω .

ω_l is used in this Note to define the bandwidth of the loop filter, as a simpler approach to finding the time-constant values.

ω_p is the pull-in or capture range. Pull-in range identifies the frequency range over which the PLL can snap into lock without further cycle slipping, assuming that it was not initially locked and that it reaches lock after slipping cycles.

$\Delta\omega_l$ is the lock-in range of the VCO, where lock is established without slipping cycles. (It is also referred to as seize range.)

$\Delta\omega_h$ is the hold-in range. It is also called the tracking range or lock range. It is the frequency range over which lock is maintained, assuming the input frequency is continuous and varying within the hold-in range.

T_p is the pull-in time for the loop to establish lock. It extends for more than one cycle.

T_l is the PLL lock-in time without slipping cycles.

T_s is the settling time for the VCO to achieve 90% energy at the new frequency.

Refer to the bibliography and other text material for more complete information relative to the above definitions. Only the use of the HC/HCT4046A, HC/HCT7046A, and related PLL system parameters are discussed in this Note.

APPENDIX III - BASIC PROGRAM FOR VCO FREQUENCY CALCULATIONS

```

REM Program for HC4046A VCO Frequency with & w/o offset
REM Name "PLL.BAS"
REM
Start:
INPUT "Enter center frequency, Fo ", Fo
INPUT "Enter Offset frequency, Fmin, enter 0 if none ", Fmin
INPUT "Enter power supply voltage, Vcc (Vdd) ", Vcc
PRINT "6 pf of stray cap. is assumed, Ctotal = Cstray + C1"
Vramp=(.1*Vcc+.6)-(-.7)
Tpd = EXP(-.434*LOG(Vcc)-17.5)
REM Tpd approx. 12.5 nanoseconds, Vcc=5V
Cs=6E-12 : Rdn=50
IF Fmin > Fo THEN PRINT "bad data, try again"
IF Fmin > Fo THEN Start
IF Fmin > .9 * Fo THEN PRINT "Offset too close to Fo, Poor choice!"
IF Fmin<>0 THEN Offset
REM IF Fmin=0 THEN NoOffset
PRINT "Prop Delay, Tpd = ", Tpd
REM

```

APPENDIX III - BASIC PROGRAM FOR VCO FREQUENCY CALCULATIONS (CONT'D)

```

NoOffset:
REM I1 empirical equation, gestimate
I1=EXP(.45*LOG(Fo)-15)
REM M1 equation from graph fit
M1=-.04343*LOG(I1/.001)+6
Isum=M1*I1
R1=Vcc/(2*I1)
REM if Ct selected as initial data, est. with this
REM Ct=EXP(-.667*LOG(Fo)-13.196)
REM C1 values less than 40 pF should not be used
REM IF Ct<4.6E-11 THEN Ct=4.6E-11
Tc=((1/Fo)-2*Tpd)/2
Ct=Tc*Isum/(Vramp-(Isum*Rdn))
C1=Ct-Cs
PRINT "R1 = ", R1
PRINT "C1 = ", C1
PRINT "I1 = ", I1
PRINT "M1 = ", M1
PRINT "Isum = ", Isum
PRINT
INPUT "Pick preferred numbers for R1,C1 & plot Fvco? y/n? ", Q1$
IF Q1$ = "n" THEN Quit
RepeatNoOffset:
INPUT "New C1 = ", C1
INPUT "New R1 = ", R1
PRINT "Vcoin(V) ", " Fvco(Hz) "
FOR Vcoin=1 TO Vcc-.5 STEP .5
I1=Vcoin/R1
Isum=(-.04343*LOG(I1/.001)+6)*I1
Tc=(C1+Cs)*(Vramp-Isum*Rdn)/Isum
Fvco=1/(2*Tpd+2*Tc)
IF Vcoin=(Vcc/2)-.5 THEN F1=Fvco
IF Vcoin=(Vcc/2)+.5 THEN Fh=Fvco
Ko=((Fh-F1)/1)*2*3.14159
PRINT Vcoin, Fvco
NEXT
PRINT
PRINT "Ko = ", Ko , "radians/volt"
PRINT
INPUT "Repeat preferred number calc. for R1,C1? y/n? ", Q2$
IF Q2$ = "y" THEN RepeatNoOffset ELSE Quit
REM
Offset:
REM empirical gestimate
I2=EXP(.45*LOG(Fmin)-15)
R2=(Vcc-.6)/I2
M2=-.087*LOG(I2)+4.6+.4*Vcc
Tcmin=((1/Fmin)-2*Tpd)/2
Ct=Tcmin*M2*I2/(Vramp-M2*I2*Rdn)
C1=Ct-Cs
Tco=((1/Fo)-2*Tpd)/2
Isum=Ct*Vramp/(Tco+Ct*Rdn)
M1I1=Isum-M2*I2

```

APPENDIX III - BASIC PROGRAM FOR VCO FREQUENCY CALCULATIONS (CONT'D)

```


REM empirical equation for I1 based on given M1*I1 vs I1
I1=EXP(1.007113*LOG(M1I1)-1.755368)
M1=M1I1/I1
R1=(Vcc/2)/I1
PRINT "R1 = ", R1
PRINT "R2 = ", R2
PRINT "C1 = ", C1
PRINT "I1 = ", I1
PRINT "I2 = ", I2
PRINT "M1 = ", M1
PRINT "M2 = ", M2
PRINT "Isum = ", Isum
INPUT "Pick preferred numbers for Fvco vs Vcoin plot? y/n? ", Q3$
IF Q3$="n" THEN Quit
PRINT "Note: IN NO CASE SHOULD R1 OR R2 BE LESS THAN 3000 OHMS!!"
RepeatOffset:
INPUT "Enter preferred value of C1 ", C1
INPUT "Enter preferred value of R1 ", R1
INPUT "Enter preferred value of R2 ", R2
PRINT "Vcoin", "Fvco", "Isum"
FOR Vcoin = 1 TO Vcc-.5 STEP .5
I2=(Vcc-.6)/R2
I1=Vcoin/R1
M1=-.04343*LOG(I1/.001)+6
M2=-.087*LOG(I2)+4.6+.4*Vcc
Isum=M1*I1+M2*I2
Tc=((C1+Cs)*(Vramp-Isum*Rdn))/Isum
Fvco=1/(2*Tc+2*Tpd)
IF Vcoin=(Vcc/2)-.5 THEN F1=Fvco
IF Vcoin=(Vcc/2)+.5 THEN Fh=Fvco
Ko=((Fh-F1)/1)*2*3.14159
PRINT Vcoin, Fvco, Isum
NEXT
PRINT
PRINT "Ko = ", Ko, " radians/volt "
PRINT
INPUT "Try other preferred values? y/n? ", Q4$
IF Q4$ = "y" THEN RepeatOffset ELSE Quit
REM
Quit:
END

```

APPENDIX IV - R₁, R₂, AND C₁ VALUES WITH "CALC. f_{osc}" PC SOLUTIONS FROM EQUATIONS 3, 4, AND 5 (V_{CC} = 6 V)

Ex. No.	R ₁ (kil-ohms)	R ₂ (kil-ohms)	C ₂ —	VCO _{in} (V)	Calc. (PC) f _{osc} —	Error (%)	Approx. (Thumb-Rule Eq.) f _{osc}	Error (%)	Meas. Data f _{osc} —
1	2000	—	0.084 uF	1	9.9 Hz	28.5	11 Hz	70	7.7 Hz
2	43	—	40 pF	5	3.76 MHz	-17.4	5.37 MHz	18	4.55 MHz
3	8.6	—	40 pF	1	3.77 MHz	19	5.38 MHz	70	3.17 MHz
4	6.2	—	220 pF	5	5.63 MHz	12.6	6.8 MHz	36	5.0 MHz
5	20.9	—	40 pF	5	7.19 MHz	-7.8	11.0 MHz	41	7.8 MHz
6	30	82	0.016 uF	0	8.6 kHz	-10.4	7.6 kHz	-20.8	9.6 kHz
7	30	82	0.016 uF	5	31.2 kHz	-19	28.5 kHz	-26	38.5 kHz
8	8.2	8.6	0.15 uF	0	8.6 kHz	-10.4	7.6 kHz	-20.8	9.6 kHz
9	8.2	8.6	0.15 uF	5	22.9 kHz	17.4	15.9 kHz	-18.5	19.5 kHz

APPENDIX V - HC4046A PLL LAYOUT WITH SIMPLE RC FILTER (R₃C₂)



NOTE: 1. REMOVE PIN 2 METAL IF PC3 NOT USED
 2. USE ONE R3 CHOICE
 3. BOTTOM VIEW (ONE LAYER)

Sales Offices

U.S. HEADQUARTERS

Harris Semiconductor
1301 Woody Burke Road
Melbourne, Florida 32902
TEL: (407)724-3739

EUROPEAN HEADQUARTERS

Harris Semiconductor
Mercure Centre
Rue de la Fusse 100
Brussels, Belgium 1130
TEL: (32)246-2201

SOUTH ASIA

Harris Semiconductor H.K. Ltd.
13/F Fourseas Building
208-212 Nathan Road
Tsimshatsui, Kowloon
Hong Kong
TEL: (852)3-723-6339

NORTH ASIA

Harris K.K.
Shinjuku NS Bldg. Box 6153
2-4-1 Nishi-Shinjuku
Shinjuku-Ku, Tokyo 163 Japan
TEL: 81-3-345-8911

DISTRIBUTORS IN U.S.A.

Almac Electronics
Anthem Electronics
Electronics Marketing Corporation
Falcon Electronics

Gerber Electronics
Hall-Mark Electronics
Hamilton/Avnet Corporation

Newark Electronics
Schweber Electronics
Wyle Laboratories

DISTRIBUTORS IN CANADA

Hamilton/Avnet Corporation
ITT Multicomponents



HARRIS

COMMERCIAL PRODUCTS GROUP



HARRIS
SEMICONDUCTOR

HARRIS · RCA · GE · INTERSIL

DATA BOOK

